IA88C00-PDW48I-R datasheet(59/80 Pages) INNOVASIC

59 / 80 page

IA88C00

Data Sheet

Microcontroller

As of Production Version -01

ENG21 1 030617-04

www.Innovasic

Innovasic.com

Innovasic Semiconductor

Page 59 of 80

1.888.824.4184

The IA88C00 also supports user-defined stacks. These stacks are accessed via the PUSHUI, POPUD,

LDEI and LDEPD instructions.

Counter/Timers

The IA88C00 provides two identical 16 bit timer/counters with an 8-bit prescaler. The counters are driven

from a divide-by-4 clock derived from the oscillator. Each count provides robust functionality including:

•

Up or down count

•

Single or continuous count

•

Output pulse train with variable duty cycle

•

Input capture

•

External gating/triggering

For longer events, the counters may be cascaded to form a 32-bit counter. For program model details see

registers R224 through R230.

DMA

The IA88C00 supports high speed data transfer support for the UART and handshake channel 0 via

Direct Memory Access (DMA). Data can be transferred between these peripherals and contiguous

locations in either the register file or external data memory. For details on the programming model see

registers R235 (UART transmit control) R236 (UART receive control), R244 (Handshake Channel 0

Control) and R240/241, Bank 1 (DMA Count).

WDT

The IA88C00 provides a “Watchdog” (WDT) timer to provide sanity checks on the processor. Should

program execution hang, the WDT timeout will expire and the RESET pin will be held active for 5 ms.

The WDT is prevented from timing out by periodically writing a “1” to bit D5 in the WDT/SMR register.

The WDT clock is derived from either an internal ring oscillator or from the crystal oscillator input. It

should be noted that the frequency of the internal oscillator and associated WDT time-out can vary widely

(as much as 3 times) with voltage and temperature. For details on the WDT programming model see

Stop Mode

When a STOP instruction is executed, the process enter Stop Mode. During Stop mode, the system clock

and external oscillator are disabled. Stop Mode is exited via a hard reset, or by applying an edge to a pre-

defined bit of either Port 2, 3, or 4. For details on the Stop Mode programming model see register R230

(WDT/SMR register).

IA88C00-PDW48I-R 데이터시트(PDF) 59 Page - InnovASIC, Inc

IA88C00-PDW48I-R 데이터시트(HTML) 59 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL