| 전자부품 데이터시트 검색엔진 |
|
M25P40-VMP6TG/X 데이터시트(PDF) 7 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M25P40-VMP6TG/X 데이터시트(HTML) 7 Page - STMicroelectronics |
|
7 / 53 page ![]() M25P40 Description 7/53 Figure 2. SO and VFQFPN connections 1. There is an exposed central pad on the underside of the VFQFPN package. This is pulled, internally, to VSS, and must not be allowed to be connected to any other voltage or signal line on the PCB. 2. See Section 11: Package mechanical for package dimensions, and how to identify pin-1. 1 AI04091B 2 3 4 8 7 6 5 D VSS C HOLD Q SVCC W M25P40 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |