UPSD3422 datasheet(247/293 Pages) STMICROELECTRONICS

247 / 293 page

uPSD34xx

PSD module

247/293

Figure 89.

Automatic power-down (APD) unit

Figure 90.

Power-down mode flow chart

28.5.54

Chip select input (CSI)

Pin PD2 of Port D can optionally be configured in PSDsoft Express as the PSD Module Chip

Select Input, CSI, which is an active-low logic input. By default, pin PD2 does not have the

CSI function.

When the CSI function is specified in PSDsoft Express, the CSI signal is automatically

included in DPLD chip select equations for FSx, CSBOOTx, RS0, and CSIOP. When the CSI

pin is driven to logic ’0’ from an external device, all of these memories will be available for

PMMR0, BIT 1 (APD EN)

8032 ALE

PSD MODULE RST_

CSI (pin PD2)

CLKIN (pin PD1)

PDN

OMC OUTPUTS

FSx

CSBOOTx

RS0

CSIOP

8032 DATA FROM MCU MODULE

8032 ADDR FROM MCU MODULE

PDN

CSI

PMMR3, BIT 1 (FORCE_PD)

ENABLE

1 = FOUND

TRANSITION

1 = FOUND

EDGE

CLEAR

FULL

COUNT

DPLD CHIP

SELECT

EQUATIONS

GPLD

TRANSITION

DETECTION

EDGE

DETECTION

4-BIT APD

UP-COUNTER

ENABLE

CLK

1 = POWER

DOWN MODE

ENABLE

PSD

MODULE

LINE

BUFFERS

8032 DATA

8032 ADDR

WHEN CSI FUNCTION IS SPECIFIED IN PSDSOFT EXPRESS,

CSI IS PART OF EQUATIONS FOR FSx, CSBOOTx, RS0, and CSIOP

AI06608B

Enable APD.

Set PMMR0,

Bit 1 = 1

RESET

OPTIONAL. Disable desired inputs to

PLDs by setting PMMR0 bits 4 and 5,

and PMMR2 bits 2 through 6

ALE idle

for 15 CLKIN

clocks?

PDN = 1, PSD

Module in Power-

Down Mode

YES

AI09183

UPSD3422 데이터시트(PDF) 247 Page - STMicroelectronics

UPSD3422 데이터시트(HTML) 247 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL