전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP88CU74F 데이터시트(PDF) 79 Page - Toshiba Semiconductor

부품명 TMP88CU74F
상세설명  CMOS 8-BIT MICROCONTROLLER
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP88CU74F 데이터시트(HTML) 79 Page - Toshiba Semiconductor

Back Button TMP88CU74F Datasheet HTML 75Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 76Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 77Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 78Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 79Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 80Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 81Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 82Page - Toshiba Semiconductor TMP88CU74F Datasheet HTML 83Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 132 page
background image
TMP88CU74
2003-02-17
88CU74-79
Table 2.9.1 Source Clock (Internal clock) for Timer/Counter 4 (Example: at fc
= 12.5 MHz, fs = 32.8 kHz)
NORMAL1/2, IDLE1/2 Mode
DV7CK
= 0
DV7CK
= 1
DV1CK
= 0
DV1CK
= 1
DV1CK
= 0
DV1CK
= 1
TC4CK
Resolution
[
μs]
Maximum
Setting Time
[s]
Resolution
[
μs]
Maximum
Setting Time
[s]
Resolution
[
μs]
Maximum
Setting Time
[s]
Resolution
[
μs]
Maximum
Setting Time
[s]
00
01
10
163.84
μs
10.24
μs
0.64
μs
41.7 ms
2.6 ms
163.2
μs
327.68
μs
20.48
μs
1.28
μs
83.6 ms
5.2 ms
326
μs
244.14
μs
10.24
μs
0.64
μs
62.2 ms
2.6 ms
163.2
μs
244.14
μs
20.48
μs
1.28
μs
62.2 ms
5.2 ms
326
μs
SLOW, SLEEP Mode
TC4CK
Resolution
[
μs]
Maximum
Setting Time
[s]
00
01
10
244.14
μs
―
―
62.2 ms
―
―
(2) Programmable divider output (PDO) mode
The internal clock is used for counting up. The contents of TREG4 are compared with
the contents of the up-counter. If a match is found, the timer F/F 4 output is toggled
and the counter is cleared. Timer F/F 4 output is inverted and output to the P14
( PPO4 ) pin. When programmable divider output is executed, P14 output latch is set to
“1”. This mode can be used for approximate 50% duty pulse output. Timer F/F 4 can be
initialized by program, and it is initialized to “0” during reset. An INTTC4 interrupt is
generated each time the PDO output is toggled.
Example: Output a 1024 Hz pulse (at fc = 12.5 MHz)
SET
(P1). 4
;
P14 output latch
← 1
LD
(P1CR), 00010000B
;
Set output mode to P14
LD
(TREG4), 5FH
;
1/1024
÷ 2
7/fc = 5FH
LD
(TC4CR), 00010010B
;
Starts TC4
Figure 2.9.3 PDO Mode Timing Chart
4
PDO
pin output
Internal clock
Up-counter
TREG4
INTTC4 interrupt
n
0
n 0
1
2
n 0
1
Timer F/F4
1
2
n 0
1
2
1
2
n 0
Match detect
2007-10-19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com