TMP88CU74F datasheet(15/132 Pages) TOSHIBA

15 / 132 page

TMP88CU74

2003-02-17

88CU74-15

1.4.4

Operating Mode Control

(1) STOP mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP

pin input. The STOP pin is also used both as a port P20 and an INT5 (external

interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to “1”.

During STOP mode, the following status is maintained.

Oscillations are turned off, and all internal operations are halted.

The data memory, registers, the program status word and port output latches are

all held in the status in effect before STOP mode was entered.

The prescaler and the divider of the timing generator are cleared to “0”.

The program counter holds the address of the instruction but one to the

instruction (e.g.[SET (SYSCR1).7]) which started STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive

release mode, either of which can be selected with the RELM (bit 6 in SYSCR1).

Level-sensitive release mode (RELM = “1”)

In this mode, STOP mode is released by setting the STOP pin high. This mode

is used for capacitor back-up when the main power supply is cut off and long term

battery back-up.

When the STOP pin input is high, executing an instruction which starts STOP

mode will not place in STOP mode but instead will immediately start the release

sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode,

it is necessary for the program to first confirm that the STOP pin input is low. The

following two methods can be used for confirmation.

Testing a port P20.

Using an external interrupt input INT5 ( INT5 is a falling edge-sensitive input).

Example 1: Starting STOP mode from NORMAL mode by testing a port P20.

(SYSCR1), 01010000B

;

Sets up the level-sensitive release mode

SSTOPH:

TEST

(P2). 0

;

Wait until the STOP pin input goes low

level

JRS

F, SSTOPH

SET

(SYSCR1). 7

;

Starts STOP mode

Example 2: Starting STOP mode from NORMAL mode with an INT5 interrupt.

PINT5:

TEST

(P2). 0

;

To reject noise, STOP mode does not

start if port P20 is at high

JRS

F, SINT5

(SYSCR1), 01010000B

;

Sets up the level-sensitive release mode.

SET

(SYSCR1). 7

;

Starts STOP mode

SINT5:

RETI

2007-10-19

TMP88CU74F 데이터시트(PDF) 15 Page - Toshiba Semiconductor

TMP88CU74F 데이터시트(HTML) 15 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL