| 전자부품 데이터시트 검색엔진 |
|
D950-CORE 데이터시트(PDF) 68 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
D950-CORE 데이터시트(HTML) 68 Page - STMicroelectronics |
|
68 / 89 page ![]() 68/89 D950-Core 7.2.2 I/O interface In this section, the terms input and output are related to BSU, and the terms internal and external are related to the AS-DSP. The BSU I/O interface signals are of two types: On the D950-Core side: IA0/IA15 (I address bus) and ID0/ID15 (I data bus) with their associated control signals: IRD (read / input) IWR (write / input) IBS (bus strobe / input) XA0/XA15 (X address bus) and XD0/XD15 (X data bus) with their associated control signals: XRD (read / input) XWR (write /input) XBS (bus strobe / input) YA0/YA15 (Y address bus) and YD0/YD15 (Y data bus) with their associated control signals: YRD (read / input) YWR (write / input) YBS (bus strobe / input) DTACK (data transfer acknowledge / output) BSU_CLK (clock / input) On the internal memory side: IID (internal I-memory space deselect / output) IXD (internal X-memory space deselect / output) IYD (internal Y-memory space deselect / output) 8 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |