전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

D950-CORE 데이터시트(PDF) 32 Page - STMicroelectronics

부품명 D950-CORE
상세설명  16-Bit Fixed Point Digital Signal Processor DSP Core
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

D950-CORE 데이터시트(HTML) 32 Page - STMicroelectronics

Back Button D950-CORE Datasheet HTML 28Page - STMicroelectronics D950-CORE Datasheet HTML 29Page - STMicroelectronics D950-CORE Datasheet HTML 30Page - STMicroelectronics D950-CORE Datasheet HTML 31Page - STMicroelectronics D950-CORE Datasheet HTML 32Page - STMicroelectronics D950-CORE Datasheet HTML 33Page - STMicroelectronics D950-CORE Datasheet HTML 34Page - STMicroelectronics D950-CORE Datasheet HTML 35Page - STMicroelectronics D950-CORE Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 89 page
background image
32/89
D950-Core
4.4
General Purpose P-Port
4.4.1 Introduction
The P-Port is an 8-bit (P0/P7) general purpose parallel port in which each port pin can be
individually programmed as input (level or falling edge sensitive) or output.1
The data direction and sensitivity for each bit are programmed through PCDR and PCSR 8-bit
registers.
Port inputs are sampled on each INCYCLE rising edge. Detection of a level change is
performed, provided the input remains at the same level for at least one INCYCLE cycle.2
The Port input data is stored into the 8-bit Port Input Register (PIR). The Port output data is
stored into the 8-bit Port Output Register (POR).3
Figure 4.13
D950-Core Parallel I/O Port
Notes
1:
PPort can be used as a branch condition.
2:
PIR value is set to 1 on falling edge detection,until the port is tested.
3:
The significant bit are 8-LSBs (8-MSBs=undefined when reading).
PORT INPUT
REG. (PIR)
EDGE/LEVEL
SENSITIVITY
FALLING EDGE
DETECTION
LEVEL
DETECTION
PORT OUTPUT
REG. (POR)
PORT CONTROL
DIRECTION REG.
(PCDR)
PORT CONTROL
SENSITIVITY
REG. (PCSR)
YD
16
P0 / P7
PORT CONDITION
TO P.C.U.
8
VR02017N
8
P_EN
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com