 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
D950-CORE 데이터시트(PDF) 23 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
D950-CORE 데이터시트(HTML) 23 Page - STMicroelectronics |
|
|
23 / 89 page  23/89 D950-Core 3: Bit reverse addressing (on X-memory space only) with post-increment This mode can be selected for AX0, AX1 (see RX0, RX1 bits of STA register). It generates the bit-reversed address for 2k point FFT implementation (Index value = 2k-1). 4: Indirect indexed addressing. The address of the operand is the sum of the con- tents of the address register (AXi, AYi, SPX or SPY) and the contents of the se- lected index register (IXi or IYi). This addition occurs before the operand is ac- cessed and therefore requires an extra instruction cycle. The contents of the se- lected address and index registers are unchanged. Figures 4.8 and 4.9 show the schematics for indirect addressing with and without post modification. Figure 4.8 Indirect Addressing with Post-Modification Figure 4.9 Indirect Indexed Addressing without Post-Modification register value address Memory - linear - bit-reverse - modulo + index reg. address reg. VR02017H register value address Memory - linear + index reg. address reg. VR02017G 5 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
