D950-CORE datasheet(12/89 Pages) STMICROELECTRONICS

12 / 89 page

12/89

D950-Core

Data buses (XD/YD and XA/YA) are provided externally. Data memories (RAM, ROM) and

peripherals registers are to be mapped in these address spaces.

Instruction bus (ID/IA) gives access to program memory (RAM, ROM). Each bus has its own

control interface

Table 3.1

Data/Instruction Bus and Corresponding Address Bus.

Depending on the calculation mode, the D950-Core DCU computes operands which can be

considered as 16 or 32-bit, signed or unsigned. It includes a 16 x 16-bit parallel multiplier able

to implement MAC-based functions in one cycle per MAC. A 40-bit arithmetic and logic unit,

including a 8-bit extension for arithmetic operations, implements a wide range of arithmetic

and logic functions. A 40-bit barrel shifter unit and a bit manipulation unit are included.

Tables 3.2 and 3.3 illustrate the different types of word length and word format available for

manipulation.

Table 3.2

Summary of Possible Word Lengths

Data / Instruction Buses

Corresponding Address Bus

Bidirectional

16-bit

Unidirectional

16-bit

Bidirectional

16-bit

Unidirectional

16-bit

Bidirectional

16-bit

Unidirectional

16-bit

01-bit word

8-bit word

16-bit word signed / unsigned

32-bit word signed / unsigned

40-bit word signed / unsigned

Table 3.3

Summary of Possible Word Formats

Format

Minimum

Maximum

fractional

signed

- 1

+ 0.999969481

unsigned

+ 0.99996948

integer

signed

- 32768

+ 32767

unsigned

+ 65535

D950-CORE 데이터시트(PDF) 12 Page - STMicroelectronics

D950-CORE 데이터시트(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

데이터시트 다운로드

링크 URL