전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PSD813F1 데이터시트(PDF) 77 Page - STMicroelectronics

부품명 PSD813F1
상세설명  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F1 데이터시트(HTML) 77 Page - STMicroelectronics

Back Button PSD813F1 Datasheet HTML 73Page - STMicroelectronics PSD813F1 Datasheet HTML 74Page - STMicroelectronics PSD813F1 Datasheet HTML 75Page - STMicroelectronics PSD813F1 Datasheet HTML 76Page - STMicroelectronics PSD813F1 Datasheet HTML 77Page - STMicroelectronics PSD813F1 Datasheet HTML 78Page - STMicroelectronics PSD813F1 Datasheet HTML 79Page - STMicroelectronics PSD813F1 Datasheet HTML 80Page - STMicroelectronics PSD813F1 Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 120 page
background image
Preliminary
PSD813F1-A
73
Port C Pin
JTAG Signals
Description
PC0
TMS
Mode Select
PC1
TCK
Clock
PC3
TSTAT
Status
PC4
TERR
Error Flag
PC5
TDI
Serial Data In
PC6
TDO
Serial Data Out
Table 34. JTAG Port Signals
The
PSD813F1
Functional
Blocks
(cont.)
9.6 Programming In-Circuit using the JTAG Interface
The JTAG interface on the PSD813F1 can be enabled on Port C (see Table 34). All memory
(Flash and EEPROM), PLD logic, and PSD configuration bits may be programmed through
the JTAG interface. A blank part can be mounted on a printed circuit board and
programmed using JTAG.
The standard JTAG signals (IEEE 1149.1) are TMS, TCK, TDI, and TDO. Two additional
signals, TSTAT and TERR, are optional JTAG extensions used to speed up program and
erase operations.
By default, on a blank PSD (as shipped from factory or after erasure), four pins on Port C
are enabled for the basic JTAG signals TMS, TCK, TDI, and TDO.
See Application Note 54 for more details on JTAG In-System-Programming.
*SR_cod and Periph Mode bits in the VM Register are always cleared to zero on power on or warm reset.
Port Configuration
Power On Reset
Warm Reset
Power Down Mode
MCU I/O
Input Mode
Input Mode
Unchanged
PLD Output
Valid after internal
Valid
Depend on inputs to
PSD configuration
PLD (address are
bits are loaded
blocked in PD mode)
Address Out
Tri-stated
Tri-stated
Not defined
Data Port
Tri-stated
Tri-stated
Tri-stated
Peripheral I/O
Tri-stated
Tri-stated
Tri-stated
Table 33. Status During Power On Reset, Warm Reset and Power Down Mode
Register
Power On Reset
Warm Reset
Power Down Mode
PMMR0, 2
Cleared to “0”
Unchanged
Unchanged
Micro
⇔Cells Flip
Cleared to “0” by
Depend on .re and
Depend on .re and
Flop status
internal power on
.pr equations
.pr equations
reset
VM Register*
Initialized based on
Initialized based on
Unchanged
the selection in
the selection in
PSDsoft
PSDsoft
Configuration Menu.
Configuration Menu
All other registers
Cleared to “0”
Cleared to “0”
Unchanged



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com