| 전자부품 데이터시트 검색엔진 |
|
PSD813F1 데이터시트(PDF) 2 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F1 데이터시트(HTML) 2 Page - STMicroelectronics |
|
2 / 120 page ![]() i Revision A Flash PSD PSD813F1-A Flash In-System-Programmable Microcontroller Peripherals Table of Contents 1.0 Introduction ...........................................................................................................................................................1 2.0 Key Features ........................................................................................................................................................2 PSD813F1 Block Diagram .............................................................................................................................4 3.0 General Information ..............................................................................................................................................5 4.0 PSD813F1 Family.................................................................................................................................................5 5.0 PSD813F1 Architectural Overview .......................................................................................................................6 5.1 Memory ...................................................................................................................................................6 5.2 Page Register .........................................................................................................................................6 5.3 PLDs .......................................................................................................................................................6 5.4 I/O Ports..................................................................................................................................................7 5.5 Microcontroller Bus Interface ..................................................................................................................7 5.6 JTAG Port ...............................................................................................................................................7 5.7 In-System Programming .........................................................................................................................8 5.8 Power Management................................................................................................................................8 6.0 Development System............................................................................................................................................9 7.0 PSD813F1 Pin Descriptions ...............................................................................................................................10 8.0 PSD813F1 Register Description and Address Offset .........................................................................................14 9.0 PSD813F1 Functional Blocks .............................................................................................................................15 9.1 Memory Blocks .....................................................................................................................................15 9.1.1 Main Flash and Secondary EEPROM ........................................................................................15 9.1.2 SRAM .........................................................................................................................................29 9.1.3 Memory Select Signals...............................................................................................................29 9.1.4 Page Register.............................................................................................................................32 9.2 PLDs .....................................................................................................................................................33 9.2.1 Decode PLD (DPLD) ..................................................................................................................35 9.2.2 Complex PLD (CPLD) ................................................................................................................35 9.3 Microcontroller Bus Interface ................................................................................................................44 9.3.1 PSD813F Interface to a Multiplexed 8-bit Bus ...........................................................................44 9.3.2 PSD813F Interface to a Non-Multiplexed 8-bit Bus....................................................................44 9.3.3 Data Byte Enable Reference......................................................................................................47 9.3.4 Microcontroller Interface Examples ............................................................................................47 9.4 I/O Ports................................................................................................................................................52 9.4.1 General Port Architecture...........................................................................................................52 9.4.2 Port Operating Modes ................................................................................................................54 9.4.3 Port Configuration Registers (PCRs) .........................................................................................57 9.4.4 Port Data Registers ....................................................................................................................60 9.4.5 Ports A and B – Functionality and Structure ............................................................................61 9.4.6 Port C – Functionality and Structure ........................................................................................63 9.4.7 Port D – Functionality and Structure ........................................................................................63 9.5 Power Management..............................................................................................................................67 9.5.1 Automatic Power Down (APD) Unit and Power Down Mode .....................................................67 9.5.2 Other Power Saving Options......................................................................................................71 9.5.3 Reset and Power On Requirement ............................................................................................72 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |