JS28F640P30T85 datasheet(53/99 Pages) NUMONYX

53 / 99 page

November 2007

Datasheet

Order Number: 306666-11

P30

10.3.4

Data Hold

For burst read operations, the Data Hold (DH) bit determines whether the data output

remains valid on DQ[15:0] for one or two clock cycles. This period of time is called the

“data cycle”. When DH is set, output data is held for two clocks (default). When DH is

cleared, output data is held for one clock (see Figure 28). The processor’s data setup

time and the flash memory’s clock-to-data output delay should be considered when

determining whether to hold output data for one or two clocks. A method for

determining the Data Hold configuration is shown below:

To set the device at one clock data hold for subsequent reads, the following condition

must be satisfied:

tCHQV (ns) + tDATA (ns) ≤ One CLK Period (ns)

tDATA = Data set up to Clock (defined by CPU)

For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming

tCHQV = 20 ns and tDATA = 4 ns. Applying these values to the formula above:

20 ns + 4 ns ≤ 25 ns

The equation is satisfied and data will be available at every clock period with data hold

setting at one clock. If tCHQV (ns) + tDATA (ns) > One CLK Period (ns), data hold setting of

2 clock periods must be used.

10.3.5

WAIT Delay

The WAIT Delay (WD) bit controls the WAIT assertion-delay behavior during

synchronous burst reads. WAIT can be asserted either during or one data cycle before

valid data is output on DQ[15:0]. When WD is set, WAIT is deasserted one data cycle

before valid data (default). When WD is cleared, WAIT is deasserted during valid data.

All Asynchronous Reads

Deasserted

All Writes

High-Z

1,2

Notes:

Active: WAIT is asserted until data becomes valid, then deasserts

When OE# = VIH during writes, WAIT = High-Z

Table 27: WAIT Functionality Table (Sheet 2 of 2)

Condition

WAIT

Notes

Figure 28: Data Hold Timing

Valid

Output

Valid

Output

Valid

Output

Valid

Output

Valid

Output

CLK [C]

D[15:0] [Q]

2 CLK

Data Hold

1 CLK

Data Hold

JS28F640P30T85 데이터시트(PDF) 53 Page - Numonyx B.V

JS28F640P30T85 데이터시트(HTML) 53 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

데이터시트 다운로드

링크 URL