H838532H datasheet(345/508 Pages) RENESAS

345 / 508 page

Section 10 Serial Communication Interface

Rev. 1.00 May 30, 2008 Page 325 of 484

REJ09B0436-0100

SCI3 operates as follows when receiving data.

SCI3 monitors the communication line, and when it detects a 0 start bit, performs internal

synchronization and begins reception. Reception is carried out in accordance with the relevant data

transfer format in table 10.11. The received data is first placed in RSR in LSB-to-MSB order, and

then the parity bit and stop bit(s) are received. SCI3 then carries out the following checks.

• Parity check

SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even)

set in bit PM in the serial mode register (SMR).

• Stop bit check

SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.

• Status check

SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from

RSR to RDR.

If no receive error is found in the above checks, bit RDRF is set to 1, and the receive data is stored

in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error checks identify a

receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RDRF retains

its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

Table 10.12 shows the conditions for detecting a receive error, and receive data processing.

Note:

No further receive operations are possible while a receive error flag is set. Bits OER, FER,

PER, and RDRF must therefore be cleared to 0 before resuming reception.

Table 10.12 Receive Error Detection Conditions and Receive Data Processing

Receive Error

Abbr.

Detection Conditions

Receive Data Processing

Overrun error

OER

When the next date receive

operation is completed while bit

RDRF is still set to 1 in SSR

Receive data is not transferred

from RSR to RDR

Framing error

FER

When the stop bit is 0

Receive data is transferred from

RSR to RDR

Parity error

PER

When the parity (odd or even) set

in SMR is different from that of the

received data

Receive data is transferred from

RSR to RDR

H838532H 데이터시트(PDF) 345 Page - Renesas Technology Corp

H838532H 데이터시트(HTML) 345 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL