전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7733 데이터시트(PDF) 220 Page - Renesas Technology Corp

부품명 7733
상세설명  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 데이터시트(HTML) 220 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 216Page - Renesas Technology Corp 7733 Datasheet HTML 217Page - Renesas Technology Corp 7733 Datasheet HTML 218Page - Renesas Technology Corp 7733 Datasheet HTML 219Page - Renesas Technology Corp 7733 Datasheet HTML 220Page - Renesas Technology Corp 7733 Datasheet HTML 221Page - Renesas Technology Corp 7733 Datasheet HTML 222Page - Renesas Technology Corp 7733 Datasheet HTML 223Page - Renesas Technology Corp 7733 Datasheet HTML 224Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 940 page
background image
SERIAL I/O
7733 Group User’s Manual
8–17
8.2.7 UARTi baud rate register (BRGi)
The UARTi baud rate register (BRGi) is an 8-bit timer used only for UARTi. It generates a transfer clock
and has a reload register. Assuming that a value set in BRGi is “n” (n = 0016 to FF16), the BRGi divides
the count source frequency by (n + 1).
In the clock synchronous serial I/O mode, BRGi is valid when an internal clock is selected. At this time,
the BRGi’s output divided by 2 is the transfer clock.
In the UART mode, the BRGi is always valid. At this time, the BRGi’s output divided by 16 is the transfer
clock.
When a value is written to addresses 3116, 3916, and 6516, the value is also written to the timer and the
reload register whether transmission/reception is in progress or stopped. Therefore, when writing a value
to these addresses, be sure to perform it while transmission/reception is stopped.
Figure 8.2.13 shows the structure of BRGi and Figure 8.2.14 shows the block diagram of transfer clock
generating section.
8.2 Block description
Fig. 8.2.13 Structure of UARTi baud rate register (BRGi)
Fig. 8.2.14 Block diagram of transfer clock generating section
b7
b0
UART0 baud rate register (address 31 16)
UART1 baud rate register (address 39 16)
UART2 baud rate register (address 65 16)
Functions
Bit
At reset
RW
7 to 0 Values 0016 to FF16 can be set.
Assuming that the set value = n, BRGi
divides the count source frequency by (n + 1).
Un-
defined
WO
BRGi
1/2
Transmit control circuit
Receive control circuit
Transfer clock for transmit operation
Transfer clock for receive operation
Transmit control circuit
Receive control circuit
Transfer clock for transmit operation
Transfer clock for receive operation
BRGi
1/16
<Clock synchronous serial I/O mode>
<UART mode>
fi : Clock selected with the BRG count source selection bits (f2, f16, f64, or f512)
fEXT : Clock input to the CLKi pin (external clock)
1/16
fi
fEXT
fi
fEXT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com