SC9RS08KA2 datasheet(91/134 Pages) FREESCALE

91 / 134 page

Modulo Timer (RS08MTIMV1)

SC9RS08KA2 Series Data Sheet, Rev. 1

Freescale Semiconductor

11.1.3

Block Diagram

The block diagram for the modulo timer module is shown Figure 11-2.

Figure 11-2. Modulo Timer (MTIM) Block Diagram

11.2

External Signal Description

The MTIM includes one external signal, TCLK, used to input an external clock when selected as the

MTIM clock source. The signal properties of TCLK are shown in Table 11-1.

The TCLK input must be synchronized by the bus clock. Also, variations in duty cycle and clock jitter

must be accommodated. Therefore, the TCLK signal must be limited to one-fourth of the bus frequency.

The TCLK pin can be muxed with a general-purpose port pin. See the Pins and Connections chapter for

the pin location and priority of this function.

11.3

Each MTIM includes four registers, which are summarized in Table 11-2:

•

An 8-bit status and control register

•

An 8-bit clock configuration register

•

An 8-bit counter register

•

An 8-bit modulo register

Refer to the direct-page register summary in the memory section of this data sheet for the absolute address

assignments for all MTIM registers. This section refers to registers and control bits only by their names.

Table 11-1. Signal Properties

Signal

Function

I/O

TCLK

External clock source input into MTIM

BUSCLK

TCLK

SYNC

CLOCK

SOURCE

SELECT

PRESCALEAND

SELECT DIVIDE

8-BIT MODULO

(MTIMMOD)

8-BIT COMPARATOR

TRST

TSTP

CLKS

XCLK

TOIE

MTIM

INTERRUPT

REQUEST

TOF

8-BIT COUNTER

(MTIMCNT)

SC9RS08KA2 데이터시트(PDF) 91 Page - Freescale Semiconductor, Inc

SC9RS08KA2 데이터시트(HTML) 91 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL