전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IMX35 데이터시트(PDF) 35 Page - Freescale Semiconductor, Inc

부품명 IMX35
상세설명  i.MX35 Applications Processors for Industrial and Consumer Products
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX35 데이터시트(HTML) 35 Page - Freescale Semiconductor, Inc

Back Button IMX35 Datasheet HTML 31Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 32Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 33Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 34Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 35Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 36Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 37Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 38Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 39Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 148 page
background image
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6
Freescale Semiconductor
35
NOTE
High is defined as 80% of signal value and low is defined as 20% of signal
value.
Timing for HCLK is 133 MHz and internal NFC clock (flash clock) is
approximately 33 MHz (30 ns). All timings are listed according to this NFC
clock frequency (multiples of NFC clock phases), except NF16 and NF17,
which are not NFC clock related.
4.9.5.2
Wireless External Interface Module (WEIM)
All WEIM output control signals may be asserted and deasserted by internal clocks related to the BCLK
rising edge or falling edge according to the corresponding assertion or negation control fields. The address
always begins related to BCLK falling edge but may be ended both on rising and falling edge in muxed
mode according to control register configuration. Output data begins related to BCLK rising edge except
in muxed mode where both rising and falling edge may be used according to control register configuration.
NF5
NF_WP pulse width
tWP
T – 1.5 ns
29.5
ns
NF6
NFALE setup time
tALS
T
—
30
—
ns
NF7
NFALE hold time
tALH
T – 3.0 ns
—
27.5
—
ns
NF8
Data setup time
tDS
T
—
30
—
ns
NF9
Data hold time
tDH
T – 5.0 ns
—
106
—
ns
NF10
Write cycle time
tWC
2T
59
ns
NF11
NFWE hold time
tWH
T – 2.5 ns
27
ns
NF12
Ready to NFRE low
tRR
6T
—
8400
—
ns
NF13
NFRE pulse width
tRP
1.5T
—
44.5
—
ns
NF14
READ cycle time
tRC
2T
—
58
—
ns
NF15
NFRE high hold time
tREH
0.5T – 2.5 ns
11
—
ns
NF16
Data setup on READ
tDSR
N/A
9
—
ns
NF17
Data hold on READ
tDHR
N/A
52
—
ns
1 The flash clock maximum frequency is 50 MHz.
2 Subject to DPLL jitter specification listed in Table 26, "DPLL Specifications," on page 31.
Table 29. NFC Timing Parameters1 (continued)
ID
Parameter
Symbol
Timing
T = NFC Clock Cycle2
Example Timing for
NFC Clock
≈ 33 MHz
T = 30 ns
Unit
Min.
Max.
Min.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com