| 전자부품 데이터시트 검색엔진 |
|
AT90SCR100 데이터시트(PDF) 173 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90SCR100 데이터시트(HTML) 173 Page - ATMEL Corporation |
|
173 / 433 page ![]() 173 TPR0327AY–SMS–30Jan09 AT90SCR100 The USBDMA controller basically requires four I/O registers to run and can be configured either to send or to receive data through the USB bus. Actually, its main purpose is to transfer data between the RAM of the AT90SCR100 and the DPRAM of the USB module. Very easy to use, it just requires the application software to select an endpoint (which can be the source or the des- tination), to set a valid base address in RAM (which can be the source or the destination), to fix the amount of data to be exchanged and the direction of the transfer. One USBDMA operation can transfer up to N bytes in (N+1) AVR cycles. Figure 14-6. USBDMA Controller Diagram 14.9.1 USBDMACS - USBDMA Control and Status Register This is the control and status register of the USBDMA controller. • Bit 7 - Res : Reserved Bit This bit is reserved in the AT90SCR100 and is always read as zero. • Bit 6..4 - EPS2..0 : Endpoint Selection Bits Even if not represented above, the exchanges between the RAM and the DPRAM are controlled by the USB USBFI (see “USB Module Diagram” on page 34). When a USBDMA operation is started, the AVR is automatically stopped. At the end of the USBDMA operation, the application software automatically restarts where it left (actually with the instruction following the launching of the USBDMA operation). Thus the application software does not need to wait for an interruption or to poll the end of the USBDMA operation. RAM DPRAM $100 $10FF Endpoint 0 (64 Bytes) Endpoint 1 (2x64 Bytes) Endpoint 2 (2x64 Bytes) Endpoint 3 (2x64 Bytes) USBDMACS.EPS2:0 000 001 010 011 USBDMACS.DMAR 0 1 USBDMACS.DMADIR 0 1 USBDMACS.DMAERR DMAD Endpoint 4 (8 Bytes) Endpoint 5 (8 Bytes) Endpoint 6 (8 Bytes) 100 101 110 Endpoint 7 (8 Bytes) 111 DMA Controller Diagram Note Bit 7 654 3 2 1 0 $0000EA - EPS2 EPS1 EPS0 - USBDMAERR USBDMAIR USBDMAR USBDMACS Read/write R R/W R/W R/W R R/W R/W R/W Initial value 0 0 0 0 0 0 0 0 0x00 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |