전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT90SCR100 데이터시트(PDF) 36 Page - ATMEL Corporation

부품명 AT90SCR100
상세설명  8-bit Microcontroller for Smart Card Readers
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90SCR100 데이터시트(HTML) 36 Page - ATMEL Corporation

Back Button AT90SCR100 Datasheet HTML 32Page - ATMEL Corporation AT90SCR100 Datasheet HTML 33Page - ATMEL Corporation AT90SCR100 Datasheet HTML 34Page - ATMEL Corporation AT90SCR100 Datasheet HTML 35Page - ATMEL Corporation AT90SCR100 Datasheet HTML 36Page - ATMEL Corporation AT90SCR100 Datasheet HTML 37Page - ATMEL Corporation AT90SCR100 Datasheet HTML 38Page - ATMEL Corporation AT90SCR100 Datasheet HTML 39Page - ATMEL Corporation AT90SCR100 Datasheet HTML 40Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 433 page
background image
36
TPR0327AY–SMS–30Jan09
AT90SCR100
When applying an external clock, it is required to avoid sudden changes in the applied clock fre-
quency to ensure stable operation of the MCU. A variation in frequency of more than 2% from
one clock cycle to the next can lead to unpredictable behavior. If changes of more than 2% are
required, ensure that the MCU is kept in Reset during the changes.
7.2.4
PLL Clock
The AT90SCR100’s PLL is used to generate internal high frequency clock synchronized by an
external low-frequency clock of 8Mhz desribed in section “Clock Sources” on page 33.
The PLL block combines Phase Frequency Comparator and Lock Detector. This block makes
the comparison between a reference clock and a reverse clock and generates some pulses on
the Up or Down signal depending on the edges of the reverse clock.
Enabling the PLL by setting PLLCR.ON bit starts the stabilization process. As soon as the PLL is
locked, which means that the clock generated is stable, supporting a duty cycle of 50%, the
PLLCR.LOCK bit is set.
When the PLL is locked, it is now possible to switch the PLL Clock Multiplexer to the PLL clock,
by setting the PLLCR.PLLMUX bit. See “PLLCR – Phase Lock Loop (PLL) Control Register” on
page 40.
It is highly recommended that the clkCPU dividers are changed before switching to the clkPLL.
Table 7-4.
Start-up Times for the External Clock Selection
Power Conditions
Start-up Time from Power-
down and Power-save
Additional Delay from
Reset (VCC = 5.0V)
SUT1..0
BOD enabled
6 CK
14CK
00
Fast rising power
6 CK
14CK + 4.1 ms
01
Slowly rising power
6 CK
14CK + 65 ms
10
Reserved
11
The System Clock Prescaler can be used to implement run-time changes of the
internal clock frequency while still ensuring stable operation. Refer to “CLKPR –
Clock Prescale Register” on page 40 for details.
Note



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com