ATtiny43U datasheet(88/182 Pages) ATMEL

88 / 182 page

8048B–AVR–03/09

ATtiny43U

The Timer/Counter Overflow Flag (TOVn) is set each time the counter reaches BOTTOM. The

Interrupt Flag can be used to generate an interrupt each time the counter reaches the BOTTOM

value.

In phase correct PWM mode, the compare unit allows generation of PWM waveforms on the

OCnx pins. Setting the COMnx1:0 bits to two will produce a non-inverted PWM. An inverted

PWM output can be generated by setting the COMnx1:0 to three: Setting the COMnA0 bits to

one allows the OCnA pin to toggle on Compare Matches if the WGMn2 bit is set. This option is

not available for the OCnB pin (See Table 12-4 on page 91). The actual OCnx value will only be

visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is

generated by clearing (or setting) the OCnx Register at the Compare Match between OCRnx

and TCNTn when the counter increments, and setting (or clearing) the OCnx Register at Com-

pare Match between OCRnx and TCNTn when the counter decrements. The PWM frequency for

the output when using phase correct PWM can be calculated by the following equation:

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

The extreme values for the OCRnA Register represent special cases when generating a PWM

waveform output in the phase correct PWM mode. If the OCRnA is set equal to BOTTOM, the

output will be continuously low and if set equal to MAX the output will be continuously high for

non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

At the very start of period 2 in Figure 12-7 on page 87 OCn has a transition from high to low

even though there is no Compare Match. The point of this transition is to guaratee symmetry

around BOTTOM. There are two cases that give a transition without Compare Match.

• OCRnA changes its value from MAX, like in Figure 12-7 on page 87. When the OCRnA value

is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To

ensure symmetry around BOTTOM the OCn value at MAX must correspond to the result of

an up-counting Compare Match.

• The timer starts counting from a value higher than the one in OCRnA, and for that reason

misses the Compare Match and hence the OCn change that would have happened on the

way up.

12.8

Timer/Counter Timing Diagrams

The Timer/Counter is a synchronous design and the timer clock (clk

Tn) is therefore shown as a

clock enable signal in the following figures. The figures include information on when Interrupt

Flags are set. Figure 12-8 on page 89 contains timing data for basic Timer/Counter operation.

The figure shows the count sequence close to the MAX value in all modes other than phase cor-

rect PWM mode.

OCnxPCPWM

clk_I/O

N 510

⋅

------------------

ATtiny43U 데이터시트(PDF) 88 Page - ATMEL Corporation

ATtiny43U 데이터시트(HTML) 88 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL