ATtiny43U datasheet(16/182 Pages) ATMEL

16 / 182 page

8048B–AVR–03/09

ATtiny43U

The direct addressing reaches the entire data space.

The Indirect with Displacement mode reaches 63 address locations from the base address given

by the Y- or Z-register.

When using register indirect addressing modes with automatic pre-decrement and post-incre-

ment, the address registers X, Y, and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, and the 256 bytes of internal data

SRAM in ATtiny43U are all accessible through all these addressing modes. The Register File is

described in “General Purpose Register File” on page 10.

Figure 5-2.

Data Memory Map

5.3.1

Data Memory Access Times

This section describes the general access timing concepts for internal memory access. The

internal data SRAM access is performed in two clk

CPU cycles as described in Figure 5-3 on page

16.

Figure 5-3.

On-chip Data SRAM Access Cycles

5.4

EEPROM Data Memory

The ATtiny43U contains 64 bytes of data EEPROM memory. It is organized as a separate data

space, in which single bytes can be read and written. The EEPROM has an endurance of at

least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described

in the following, specifying the EEPROM Address Registers, the EEPROM Data Register, and

32 Registers

64 I/O Registers

Internal SRAM

(256 x 8)

0x0000 - 0x001F

0x0020 - 0x005F

0x15F

0x0060

Data Memory

clk

Data

Address

Address valid

Compute Address

CPU

Memory Access Instruction

Next Instruction

ATtiny43U 데이터시트(PDF) 16 Page - ATMEL Corporation

ATtiny43U 데이터시트(HTML) 16 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL