전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS3524 데이터시트(PDF) 88 Page - ams AG

부품명 AS3524
상세설명  Advanced Audio Processor System
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS3524 데이터시트(HTML) 88 Page - ams AG

Back Button AS3524 Datasheet HTML 84Page - ams AG AS3524 Datasheet HTML 85Page - ams AG AS3524 Datasheet HTML 86Page - ams AG AS3524 Datasheet HTML 87Page - ams AG AS3524 Datasheet HTML 88Page - ams AG AS3524 Datasheet HTML 89Page - ams AG AS3524 Datasheet HTML 90Page - ams AG AS3524 Datasheet HTML 91Page - ams AG AS3524 Datasheet HTML 92Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 124 page
background image
AS3524 C21 / C22
austriamicrosystems
Data Sheet, Confidential
© 2003-2006, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.11
88
- 124
Table 69 UART Line control register
Name
Base
Default
UART_LNCTL_REG
AS3525_UART_BASE
0xC8110000
Line control register
Offset: 0x10
This register controls the asynchronous data. Parameters in this register set the
transmit and receive character format, the data length, parity bit, stop bit length, etc.
Bit
Bit Name
Default
Access
Bit Description
7
DLS
0
RW
Divisor Latch Select Bit. This bit is used to select Divisor Latch
registers.
1: Divisor Latch registers can be accessed. To access other
registers this bit should be zero.
6
breakCntl
0
RW
1: Will cause a break condition to be transmitted, i.e. TX line is
pulled low. Normal transmission can be recovered once this bit
is cleared. Transmitter logic can be used as break timer.
5
stickParity
0
RW
1: If this bit is set, along with parityEn a fixed parity bit will be
transmitted and expected. This fixed parity bit will be the
complement of the bit 4.
4
evenParity
0
RW
0: Data byte along with parity bit will be sent and expected to
be odd parity.
1: Data byte along with the parity bit will be even parity.
3
parityEn
0
RW
Enable parity bit.
0: Data byte will be transmitted and received without parity bit.
1: Will enable the parity bit at the end of the data byte.
2
stopBits
0
RW
This bit decides how many stop bits should be sent along with
a data byte.
0: 1 stop bit transmitted
1: 2 stop bits transmitted if 6, 7 or 8 bit wordLenSel
1: 1.5 stop bits transmitted if 5 bit wordLenSel
Receiver will always check for one stop bit.
1:0
wordLenSel
00
RW
These bits will select the number of data bits to be transmitted
and received.
00: 5 bits
01: 6 bits
10: 7 bits
11: 8 bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com