AS3524 datasheet(56/124 Pages) AMSCO

56 / 124 page

AS3524 C21 / C22

austriamicrosystems

Data Sheet, Confidential

www.austriamicrosystems.com

Revision 1.11

- 124

5.3.10 I2SOUT - I2S output interface

The I2S output interface module (called I2SOUTIF module hereafter) is used to connect the processor system to an audio DAC. The

communication is based on the standardized I2S interface. The audio samples are transferred from the processor to the I2SOUTIF module using

the AMBA APB bus. A FIFO for 128 dual-channel audio samples is provided as a data buffer. Furthermore, the module provides a set of data,

control and status registers.

The I2SOUTIF provides the following features:

•

two independent clock domains: AMBA APB clock PCLK, I2S output clock i2so_mclk

•

FIFO (128 words with 36 bit) separating clock domains

•

support of 16 and 18 bit audio samples

•

clock generator for I2S clocks (LCLK, I2SO_SCLK)

•

support of several oversampling rates: 128x, 256x, 512x

•

interrupt support for FIFO data write

•

DMA support for FIFO data transfer

For data output, following modes are implemented:

•

two 18 bit audio samples, one for each channel (R,L). The values are written to I2SO_DATA.

•

two 16 bit audio samples, one for each channel (R,L). Both values are written to the 32-bit wide I2SO_DATA register

at the same time. This mode is highly efficient for 32-bit processor architectures.

•

one 18 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the

I2SO_DATA.

•

one 16 bit mono audio sample; the sample is used for both channels (R and L). The value is written to the

I2SO_DATA.

Figure 26 I2SO Block Diagram

5.3.10.1 I2S Output Interface Registers

Table 35 I2S Output Interface Registers

Base Address

Offset

Note

I2SOUT_CONTROL

AS3525_I2SOUT_BASE

0x0000

Control register

I2SOUT_MASK

AS3525_I2SOUT_BASE

0x0004

Interrupt mask register

I2SOUT_RAW_STATUS

AS3525_I2SOUT_BASE

0x0008

Raw status register

I2SOUT_STATUS

AS3525_I2SOUT_BASE

0x000C

Status register

I2SOUT_CLEAR

AS3525_I2SOUT_BASE

0x0010

Interrupt clear register

I2SOUT_DATA

AS3525_I2SOUT_BASE

0x0014

Audio data register

AS3524 데이터시트(PDF) 56 Page - ams AG

AS3524 데이터시트(HTML) 56 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL