전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS3524 데이터시트(PDF) 62 Page - ams AG

부품명 AS3524
상세설명  Advanced Audio Processor System
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS3524 데이터시트(HTML) 62 Page - ams AG

Back Button AS3524 Datasheet HTML 58Page - ams AG AS3524 Datasheet HTML 59Page - ams AG AS3524 Datasheet HTML 60Page - ams AG AS3524 Datasheet HTML 61Page - ams AG AS3524 Datasheet HTML 62Page - ams AG AS3524 Datasheet HTML 63Page - ams AG AS3524 Datasheet HTML 64Page - ams AG AS3524 Datasheet HTML 65Page - ams AG AS3524 Datasheet HTML 66Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 124 page
background image
AS3524 C21 / C22
austriamicrosystems
Data Sheet, Confidential
© 2003-2006, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.11
62
- 124
5.3.11 NAND Flash Interface
The NAND FLASH interface module enables control of NAND flash devices. The design follows the hardware reference implementation described
in SMIL (SmartMediaTM Interface Library), Hardware Edition 1.00, TOSHIBA Corporation, but has extensions to support the latest generation of
NAND flash devices.
Programming and Reading can be done either by direct access to/from data register (normal mode) or by using a FIFO (burst mode). NAF supports
8-bit and 16-bit transfers.
Features
•
interface compliant to AMBA APB bus
•
generation of interrupt request signal with several maskable interrupt sources (ready, empty, almost_empty…)
•
hardware error detection (2 detect, 1 correct per 256 bytes block) for up to 8 *256 bytes (up to 24 ECC bytes)
•
8-bit and 16-bit transfer Mode fore X8/X16 devices
•
big endian / little endian support
•
DMA Mode
•
Normal Mode
•
Data/Mode/Status Register
•
write/read on/from data register automatically generates read/write strobes
•
Burst Transfer
•
36 x 32 bit FIFO for DMA/burst support
•
read- & write controller for automatic data resizing (32bit <=> 8/16bit) and read/write control
•
configurable strobe (low and high time) for higher PCLK clocks / lower speed NAND Flash devices
•
little endian/ big endian selectable
•
load interrupts when FIFO is ‘almost_empty’ & ’almost_full’ to ensure continuous data flow
Figure 29 Block Diagram of NAND Flash Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com