전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HCS12 데이터시트(PDF) 417 Page - Freescale Semiconductor, Inc

부품명 HCS12
상세설명  HCS12 Microcontrollers
PDF  452 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

HCS12 데이터시트(HTML) 417 Page - Freescale Semiconductor, Inc

Back Button HCS12 Datasheet HTML 413Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 414Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 415Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 416Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 417Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 418Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 419Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 420Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 421Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 417 / 452 page
background image
S12CPUV2 Reference Manual, Rev. 4.0
Freescale Semiconductor
417
instructions replace whole subroutines in the M68HC11 version. Table
lookup instructions also greatly reduce code space.
Other CPU12 code space reductions are more subtle. Memory-to- memory
moves are one example. The CPU12 move instruction requires almost as
many bytes as an equivalent sequence of M68HC11 instructions, but the
move operations themselves do not require the use of an accumulator. This
means that the accumulator often need not be saved and restored, which
saves instructions.
Arithmetic operations on index pointers are another example. The
M68HC11 usually requires that the content of the index register be moved
into accumulator D, where calculations are performed, then back to the
index register before indexing can take place. In the CPU12, the LEAS,
LEAX, and LEAY instructions perform arithmetic operations directly on the
index pointers. The pre-/post-increment/decrement variations of indexed
addressing also allow index modification to be incorporated into an existing
indexed instruction rather than performing the index modification as a
separate operation.
Transfer and exchange operations often allow register contents to be
temporarily saved in another register rather than having to save the
contents in memory. Some CPU12 instructions such as MIN and MAX
combine the actions of several M68HC11 instructions into a single
operation.
B.8 Additional Functions
The CPU12 incorporates a number of new instructions that provide added
functionality and code efficiency. Among other capabilities, these new
instructions allow efficient processing for fuzzy logic applications and
support subroutine processing in extended memory beyond the standard
64-Kbyte address map for M68HC12 devices incorporating this feature.
Table B-4 is a summary of these new instructions. Subsequent paragraphs
discuss significant enhancements.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com