TLK6002 datasheet(73/96 Pages) TI

73 / 96 page

TXCLK_x

TDx

VIH(ac)

VDDQ/2

VIL(ac)

VIH(ac)

VDDQ/2

VIL(ac)

tPERIOD

tSETUPH tHOLDH

TXCLK_x

TDx

VIH(ac)

VDDQ/2

VIL(ac)

VIH(ac)

VDDQ/2

VIL(ac)

tPERIOD

tSETUPL tHOLDL

TLK6002

www.ti.com

SLLSE34 – MAY 2010

4.13 HSTL (SDR Timing Mode Only) Input Timing Requirements

PARAMETER

CONDITION

MIN

MAX

UNIT

tsetupH

TDx(1) setup prior to TXCLK_x(2) transition

480

Falling Edge Aligned (Rising Edge Sampled) Data,(3) See

high

Figure 4-18

tholdH

TDx hold after TXCLK_x transition high

480

tsetupL

TDx setup prior to TXCLK_x transition low

480

Rising Edge Aligned (Falling Edge Sampled) Data,(3) See

Figure 4-19

tholdL

TDx hold after TXCLK_x transition low

480

tduty

TXCLK_x Duty Cycle

Rising and Falling Edge Sampled Data

40%

60%

tperiod

TXCLK_x Period

Rising and Falling Edge Aligned Data

3.2

42.5

Tfreq

TXCLK_x Frequency

Rising and Falling Edge Aligned Data

23.5

312.

MHz

(1)

TDx refers to either channel A (TDA) or B (TDB).

(2)

TXCLK_x refers to either channel A (TXCLK_A) or channel B (TXCLK_B).

(3)

Input timing reference of (VDDQA/B)/2 with ±1 ns/V rise time on all input signals.

Figure 4-18. HSTL (SDR Timing Mode Only) Falling Edge Aligned (Rising Edge Sampled) Data Input

Timing Requirements

Figure 4-19. HSTL (SDR Timing Mode Only) Rising Edge Aligned (Falling Edge Sampled) Data Input

Timing Requirements

ELECTRICAL SPECIFICATIONS

Submit Documentation Feedback

Product Folder Link(s): TLK6002

TLK6002 데이터시트(PDF) 73 Page - Texas Instruments

TLK6002 데이터시트(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

데이터시트 다운로드

링크 URL