전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TLK6002 데이터시트(PDF) 22 Page - Texas Instruments

Click here to check the latest version.
부품명 TLK6002
상세설명  Dual Channel 0.47Gbps to 6.25Gbps Multi-Rate Transceiver
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TLK6002 데이터시트(HTML) 22 Page - Texas Instruments

Back Button TLK6002 Datasheet HTML 18Page - Texas Instruments TLK6002 Datasheet HTML 19Page - Texas Instruments TLK6002 Datasheet HTML 20Page - Texas Instruments TLK6002 Datasheet HTML 21Page - Texas Instruments TLK6002 Datasheet HTML 22Page - Texas Instruments TLK6002 Datasheet HTML 23Page - Texas Instruments TLK6002 Datasheet HTML 24Page - Texas Instruments TLK6002 Datasheet HTML 25Page - Texas Instruments TLK6002 Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 96 page
background image
RXCLK_A
RDA_ [19:0 ]
Data
Data
Data
Data
Data
SourceCentered (DDR)
Source Aligned (DDR)
Data
Data
Data
Data
FallingEdge Aligned (RisingEdgeSampled)(SDR)
RisingEdge Aligned (FallingEdgeSampled )(SDR)
RDA_ [19:0]
RDA_ [19:0]
RDA_ [19:0]
tSETUP
tHOLD
tSETUP
tHOLD
TLK6002
SLLSE34 – MAY 2010
www.ti.com
2.7
16-bit DDR (Double Data Rate) Mode (8b/10b Encoder/Decoder Enabled)
When DDR is enabled with the 8b/10b encoder enabled, the data format is identical to that of "16-bit SDR
(Single Data Rate) Mode (8b/10b Encoder/Decoder Enabled)" mode, except that four symbols are
transferred per parallel interface clock cycle instead of two. See the referenced previous section for further
details.
2.8
Parallel Interface Clocking Modes
The TLK6002 supports source centered timing and source aligned DDR timing on the parallel receive
output bus. TLK6002 also supports rising edge aligned and falling edge aligned SDR timing on the parallel
receive output bus. See Figure 2-4 for more details.
Figure 2-4. Receive Interface Timing – Source Centered/Aligned (Channel A is shown).
The transmit input timing modes are shown in Figure 2-5.
Transmit SDR/DDR input timing modes supported are similar to RX modes.
22
Description
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK6002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com