전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TLK6002 데이터시트(PDF) 18 Page - Texas Instruments

Click here to check the latest version.
부품명 TLK6002
상세설명  Dual Channel 0.47Gbps to 6.25Gbps Multi-Rate Transceiver
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TLK6002 데이터시트(HTML) 18 Page - Texas Instruments

Back Button TLK6002 Datasheet HTML 14Page - Texas Instruments TLK6002 Datasheet HTML 15Page - Texas Instruments TLK6002 Datasheet HTML 16Page - Texas Instruments TLK6002 Datasheet HTML 17Page - Texas Instruments TLK6002 Datasheet HTML 18Page - Texas Instruments TLK6002 Datasheet HTML 19Page - Texas Instruments TLK6002 Datasheet HTML 20Page - Texas Instruments TLK6002 Datasheet HTML 21Page - Texas Instruments TLK6002 Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 96 page
background image
TLK6002
SLLSE34 – MAY 2010
www.ti.com
Table 2-5. OBSAI Line Rate Selection(1)
LINE RATE
SERDES PLL
RATE SELECT (PINS OR
TXCLK_A/B
REFCLKP/N
(Mbps)
MULTIPLIER VALUE
REGISTER VALUE)
(MHz)
(MHz)
6144.00
20/25
Full
307.2
153.60/122.88
3072.00
20/25
Half
153.6
153.60/122.88
1536.00
20/25
Quarter
76.8
153.60/122.88
768.00
20/25
Eighth
38.4
153.60/122.88
(1)
In DDR mode TX_CLK frequencies will be half the values in the table above. The table above indicate two possible REFCLK
frequencies, 153.60MHz and 122.88MHz which can be used based on the application preference. The Serdes PLL Multiplier (MPY) has
been given for each REFCLK frequency respectively. Note that Channel A and B are independent, and their application rates and
references clocks are separate.
2.4
Parallel Interface Modes
2.4.1
20-bit SDR (Single Data Rate) Mode (8b/10b Encoder/Decoder Disabled)
Channel A TX: TDA_[19:0]
→ TXAP/N (using TXCLK_A). RX: RXAP/N → RDA_[19:0] (using RXCLK_A).
Channel B TX: TDB_[19:0]
→ TXBP/N (using TXCLK_B). RX: RXBP/N → RDB_[19:0] (using RXCLK_B).
20 Bits (two symbols) of already encoded (TX) or undecoded (RX) data are transferred per parallel
interface clock cycle. Symbols are defined by a group of 10 parallel bits. Note that four symbols are shown
in Figure 2-1: Data0[19:10], Data0[9:0], Data1[19:10], Data1[9:0].
Symbol Transmission Order:
When 3.5/3.4 = 0: Data0[19:10] is the first transmitted or received symbol. Data0[9:0] is next, then
Data1[19:10].
When 3.5/3.4 = 1: Data0[9:0] is the first transmitted or received symbol. Data0[19:0] is next, then
Data1[9:0].
Bit Transmission Order within a Symbol:
When 8.3/2 = 0, Data[19] or Data[9] bits are serially transmitted first or received first respectively per
symbol.
When 8.3/2 = 1, Data[10] or Data[0] bits are serially transmitted first or received first respectively per
symbol.
18
Description
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK6002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com