910GL datasheet(197/426 Pages) INTEL

197 / 426 page

Device 2 Function 1 (D2:F1) Configuration Registers

(Intel® 82915G/82915GV/82915GL/ 82910GL Only)

Datasheet

197

10.1.5

RID2—Revision Identification (D2:F1)

PCI Device:

Address Offset:

08h

Default Value:

See description below

Access:

Size:

8 bits

This register is a copy of Device 2, Function 0. It has the same Read, Write attributes as D2:F0. It

is implemented as common hardware with two access addresses.

10.1.6

CC—Class Code Register (D2:F1)

PCI Device:

Address Offset:

09h

Default Value:

038000h

Access:

Size:

24 bits

This register contains the device programming interface information related to the Sub-Class

Code and Base Class Code definition for the IGD. This register also contains the Base Class Code

and the function sub-class in relation to the Base Class Code.

Bit

Access &

Default

Description

23:16

03h

Base Class Code (BCC): This is an 8-bit value that indicates the base class

code for the GMCH.

03h = Display Controller.

15:8

80h

Sub-Class Code (SUBCC)

80h = Non VGA

7:0

00h

Programming Interface (PI)

00h = Hardwired as a Display controller.

10.1.7

CLS—Cache Line Size (D2:F1)

PCI Device:

Address Offset:

0Ch

Default Value:

00h

Access:

Size:

8 bits

This register is a copy of Device 2, Function 0. It has the same Read, Write attributes as D2:F0. It

is implemented as common hardware with two access addresses.

910GL 데이터시트(PDF) 197 Page - Intel Corporation

910GL 데이터시트(HTML) 197 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL