910GL datasheet(210/426 Pages) INTEL

210 / 426 page

System Address Map

210

Datasheet

11.1.4

Extended System BIOS Area (E_0000h–E_FFFFh)

This 64-KB area (000E_0000h – 000E_FFFFh) is divided into four, 16-KB segments. Each

segment can be assigned independent read and write attributes so it can be mapped either to main

DRAM or to the DMI. Typically, this area is used for RAM or ROM. Memory segments that are

disabled are not remapped elsewhere.

Non-snooped accesses from PCI Express or DMI to this region are always sent to main memory.

Table 11-2. Extended System BIOS Area Memory Segments

Memory Segments

Attributes

Comments

0E0000h–0E3FFFh

W/R

BIOS Extension

0E4000h–0E7FFFh

W/R

BIOS Extension

0E8000h–0EBFFFh

W/R

BIOS Extension

0EC000h–0EFFFFh

W/R

BIOS Extension

11.1.5

System BIOS Area (F_0000h–F_FFFFh)

This area is a single, 64-KB segment (000F_0000h – 000F_FFFFh). This segment can be

assigned read and write attributes. It is by default (after reset) read/write disabled and cycles are

forwarded to the DMI. By programming the read/write attributes, the (G)MCH can “shadow”

BIOS into main memory. When disabled, this segment is not remapped.

Non-snooped accesses from PCI Express or DMI to this region are always sent to main memory.

Table 11-3. System BIOS Area Memory Segments

Memory Segments

Attributes

Comments

0F0000h–0FFFFFh

WE RE

BIOS Area

11.1.6

Programmable Attribute Map (PAM) Memory Area Details

The 13 sections from 768 KB to 1 MB comprise what is also known as the PAM memory area.

The (G)MCH does not handle IWB (Implicit Write-Back) cycles targeting DMI. Since all

memory residing on DMI should be set as non-cacheable, there will normally not be IWB cycles

targeting DMI.

However, DMI becomes the default target for processor and DMI originated accesses to disabled

segments of the PAM region. If the MTRRs covering the PAM regions are set to WB or RC, it is

possible to get IWB cycles targeting DMI. This may occur for DMI-originated cycles to disabled

PAM regions.

Warning: For example, assume that a particular PAM region is set for “Read Disabled” and the MTRR

associated with this region is set to WB. A DMI master generates a memory read targeting the

PAM region. A snoop is generated on the FSB and the result is an IWB. Since the PAM region is

“Read Disabled”, the default target for the Memory Read becomes DMI. The IWB associated

with this cycle will cause the (G)MCH to hang.

910GL 데이터시트(PDF) 210 Page - Intel Corporation

910GL 데이터시트(HTML) 210 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL