 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
910GL 데이터시트(PDF) 228 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL 데이터시트(HTML) 228 Page - Intel Corporation |
|
|
228 / 426 page  Functional Description R 228 Datasheet 12.3.1.2 System Memory Supported Configurations The (G)MCH supports the 256-Mbit, 512-Mbit and 1-Gbit technology based DIMMs from Table 12-3. Table 12-3. DDR / DDR2 DIMM Supported Configurations Technology Configuration # of Row Address Bits # of Column Address Bits # of Bank Address Bits Page Size Rank Size 256Mbit 16M X 16 13 9 2 4K 128 MB 256Mbit 32M X 8 13 10 2 8K 256 MB 512Mbit 32M X 16 13 10 2 8K 256 MB 512Mbit 64M X 8 13 11 2 16K 512 MB 512Mbit 64M X 8 14 10 2 8K 512 MB 1Gbit 64M X 16 14 10 2 8K 512 MB 1Gbit 128M X 8 14 11 2 16K 1 GB 1Gbit 64M X 16 13 10 3 8K 512 MB 1Gbit 128M X 8 14 10 3 8K 1 GB 12.3.1.3 Main Memory DRAM Address Translation and Decoding Table 12-4 and Table 12-5 specify the host interface to memory interface address multiplex for the (G)MCH. Refer to the details of the various DIMM configurations as described in Table 12-3. The address lines specified in the column header refer to the host (processor) address lines. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
