CY8C53_11 datasheet(49/106 Pages) CYPRESS

49 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 49 of 106

Figure 8-4. Analog Comparator

8.3.2 LUT

The CY8C53 family of devices contains four LUTs. The LUT is a

two input, one output lookup table that is driven by any one or

two of the comparators in the chip. The output of any LUT is

routed to the digital system interface of the UDB array. From the

digital system interface of the UDB array, these signals can be

connected to UDBs, DMA controller, I/O, or the interrupt

controller.

The LUT control word written to a register sets the logic function

on the output. The available LUT functions and the associated

control word is shown in Table 8-1

ANAIF

comp2

comp0

comp1

comp3

LUT0

LUT1

LUT2

LUT3

From

Analog

Routing

From

Analog

Routing

From

Analog

Routing

From

Analog

Routing

UDBs

Table 8-1. LUT Function vs. Program Word and Inputs

Control Word

Output (A and B are LUT inputs)

0000b

FALSE

(‘0’)

0001b

AND B

0010b

AND (NOT B)

0011b

0100b

(NOT A) AND B

0101b

0110b

XOR B

0111b

OR B

1000b

NOR B

1001b

XNOR B

1010b

NOT B

1011b

OR (NOT B)

1100b

NOT A

1101b

(NOT A) OR B

1110b

NAND B

1111b

TRUE

(‘1’)

[+] Feedback

CY8C53 데이터시트(PDF) 49 Page - Cypress Semiconductor

CY8C53 데이터시트(HTML) 49 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL