| 전자부품 데이터시트 검색엔진 |
|
CY8C53 데이터시트(PDF) 22 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CY8C53 데이터시트(HTML) 22 Page - Cypress Semiconductor |
|
22 / 106 page ![]() PRELIMINARY PSoC® 5: CY8C53 Family Datasheet Document Number: 001-66237 Rev. *A Page 22 of 106 6.2 Power System The power system consists of separate analog, digital, and I/O supply pins, labeled VDDA, VDDD, and Vddiox, respectively. It also includes two internal 1.8 V regulators that provide the digital (VCCD) and analog (VCCA) supplies for the internal core logic. The output pins of the regulators (VCCD and VCCA) and the VDDIO pins must have capacitors connected as shown in Figure 6-4. The two VCCD pins must be shorted together, with as short a trace as possible, and connected to a 1 µF ±10% X5R capacitor. The power system also contains a sleep regulator and a hibernate regulator. Figure 6-4. PSoC Power System Note The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as shown in Figure 2-4. Vssb Vddio0 Vssa Vcca Vdda Digital Regulators Analog Regulator Analog Domain Digital Domain Sleep Regulator Hibernate Regulator I/O Supply I/O Supply I/O Supply I/O Supply . Vddio2 Vddio0 Vddio3 Vddio1 0.1 µF 0.1 µF 0.1 µF 0.1 µF Vddd Vddd 1 µF 1 µF Vdda 0.1 µF 0.1 µF 0.1µF [+] Feedback |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |