전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CY8C53 데이터시트(PDF) 97 Page - Cypress Semiconductor

부품명 CY8C53
상세설명  Programmable System-on-Chip (PSoC) DC to 67 MHz operation
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CYPRESS [Cypress Semiconductor]
홈페이지  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C53 데이터시트(HTML) 97 Page - Cypress Semiconductor

Back Button CY8C53_11 Datasheet HTML 93Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 94Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 95Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 96Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 97Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 98Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 99Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 100Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 101Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 106 page
background image
PRELIMINARY
PSoC® 5: CY8C53 Family Datasheet
Document Number: 001-66237 Rev. *A
Page 97 of 106
11.9.4 External Crystal Oscillator
11.9.5 External Clock Reference
11.9.6 Phase-Locked Loop
Table 11-71. ECO AC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
F
Crystal frequency range
4
25
MHz
Table 11-72. External Clock Reference AC Specifications[39]
Parameter
Description
Conditions
Min
Typ
Max
Units
External frequency range
0
33
MHz
Input duty cycle range
Measured at VDDIO/2
30
50
70
%
Input edge rate
VIL to VIH
0.1
V/ns
Table 11-73. PLL DC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
IDD
PLL operating current
In = 3 MHz, Out = 67 MHz
400
µA
In = 3 MHz, Out = 24 MHz
200
µA
Table 11-74. PLL AC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
Fpllin
PLL input frequency[40]
1–
48
MHz
PLL intermediate frequency[41]
Output of prescaler
1
3
MHz
Fpllout
PLL output frequency[40]
24
67
MHz
Lock time at startup
250
µs
Jperiod-rms Jitter (rms)[39]
––
250
ps
Notes
39. Based on device characterization (Not production tested).
40. This specification is guaranteed by testing the PLL across the specified range using the IMO as the source for the PLL.
41. PLL input divider, Q, must be set so that the input frequency is divided down to the intermediate frequency range. Value for Q ranges from 1 to 16.
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com