전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F407IE 데이터시트(PDF) 97 Page - STMicroelectronics

부품명 STM32F407IE
상세설명  USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F407IE 데이터시트(HTML) 97 Page - STMicroelectronics

Back Button STM32F407IE Datasheet HTML 93Page - STMicroelectronics STM32F407IE Datasheet HTML 94Page - STMicroelectronics STM32F407IE Datasheet HTML 95Page - STMicroelectronics STM32F407IE Datasheet HTML 96Page - STMicroelectronics STM32F407IE Datasheet HTML 97Page - STMicroelectronics STM32F407IE Datasheet HTML 98Page - STMicroelectronics STM32F407IE Datasheet HTML 99Page - STMicroelectronics STM32F407IE Datasheet HTML 100Page - STMicroelectronics STM32F407IE Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 154 page
background image
STM32F405xx, STM32F407xx
Electrical characteristics
Doc ID 022152 Rev 1
97/154
I2S - SPI interface characteristics
Unless otherwise specified, the parameters given in Table 51 for SPI or in Table 52 for I2S
are derived from tests performed under the ambient temperature, fPCLKx frequency and VDD
supply voltage conditions summarized in Table 10.
Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).
Table 51.
SPI characteristics(1)(2)
1.
Remapped SPI1 characteristics to be determined.
2.
TBD stands for “to be defined”.
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
-
37.5
MHz
Slave mode
-
37.5
tr(SCL)
tf(SCL)
SPI clock rise and fall
time
Capacitive load: C = 30 pF
-
8
ns
DuCy(SCK)
SPI slave input clock
duty cycle
Slave mode
30
70
%
tsu(NSS)
(3)
3.
Based on characterization, not tested in production.
NSS setup time
Slave mode
4 tPCLK
-
ns
th(NSS)
(3)
NSS hold time
Slave mode
2 tPCLK
-
tw(SCLH)
(3)
tw(SCLL)
(3)
SCK high and low time
Master mode, fPCLK = 42 MHz,
presc = 4
TBD
TBD
tsu(MI)
(3)
tsu(SI)
(3)
Data input setup time
Master mode
5
-
Slave mode
5
-
th(MI)
(3)
th(SI)
(3)
Data input hold time
Master mode
5
-
Slave mode
4
-
ta(SO)
(3)(4)
4.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
Data output access
time
Slave mode, fPCLK = 20 MHz
0
3 tPCLK
tdis(SO)
(3)(5)
5.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z
Data output disable
time
Slave mode
2
10
tv(SO)
(3)(1)
Data output valid time
Slave mode (after enable edge)
-
25
tv(MO)
(3)(1)
Data output valid time
Master mode (after enable edge)
-
5
th(SO)
(3)
Data output hold time
Slave mode (after enable edge)
15
-
th(MO)
(3)
Master mode (after enable edge)
2
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com