PIC24F16KA102 datasheet(47/278 Pages) MICROCHIP

47 / 278 page

 2008-2011 Microchip Technology Inc.

DS39927C-page 47

PIC24F16KA102 FAMILY

NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0, HC

R/W-0

U-0

WREN

WRERR

PGMONLY(4)

—

bit 15

bit 8

U-0

R/W-0

—

ERASE

NVMOP5(1)

NVMOP4(1)

NVMOP3(1)

NVMOP2(1)

NVMOP1(1)

NVMOP0(1)

bit 7

bit 0

Legend:

SO = Settable Only bit

HC = Hardware Clearable bit

-n = Value at POR

‘1’ = Bit is set

R = Readable bit

W = Writable bit

‘0’ = Bit is cleared

x = Bit is unknown

U = Unimplemented bit, read as ‘0’

bit 15

WR:

Write Control bit

= Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is

cleared by hardware once the operation is complete

= Program or erase operation is complete and inactive

bit 14

WREN:

Write Enable bit

= Enable Flash program/erase operations

= Inhibit Flash program/erase operations

bit 13

WRERR:

Write Sequence Error Flag bit

= An improper program or erase sequence attempt or termination has occurred (bit is set automatically

on any set attempt of the WR bit)

= The program or erase operation completed normally

bit 12

PGMONLY:

Program Only Enable bit(4)

bit 11-7

Unimplemented:

Read as ‘0’

bit 6

ERASE:

Erase/Program Enable bit

= Perform the erase operation specified by NVMOP<5:0> on the next WR command

= Perform the program operation specified by NVMOP<5:0> on the next WR command

bit 5-0

NVMOP<5:0>:

Programming Operation Command Byte bits(1)

Erase Operations (when ERASE bit is ‘1’):

1010xx

= Erase entire boot block (including code-protected boot block)(2)

1001xx

= Erase entire memory (including boot block, configuration block, general block)(2)

011010

= Erase 4 rows of Flash memory(3)

011001

= Erase 2 rows of Flash memory(3)

011000

= Erase 1 row of Flash memory(3)

0101xx

= Erase entire configuration block (except code protection bits)

0100xx

= Erase entire data EEPROM(4)

0011xx

= Erase entire general memory block programming operations

0001xx

= Write 1 row of Flash memory (when ERASE bit is ‘0’)(3)

Note 1:

All other combinations of NVMOP<5:0> are no operation.

Available in ICSP™ mode only. Refer to device programming specification.

The address in the Table Pointer decides which rows will be erased.

This bit is used only while accessing data EEPROM.

PIC24F16KA102 데이터시트(PDF) 47 Page - Microchip Technology

PIC24F16KA102 데이터시트(HTML) 47 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL