전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETX3100PGC 데이터시트(PDF) 70 Page - Texas Instruments

부품명 TNETX3100PGC
상세설명  ThunderSWITCHE 10-PORT 10-/100-MBIT/S ETHERNETE SWITCH
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETX3100PGC 데이터시트(HTML) 70 Page - Texas Instruments

Back Button TNETX3100PGC Datasheet HTML 66Page - Texas Instruments TNETX3100PGC Datasheet HTML 67Page - Texas Instruments TNETX3100PGC Datasheet HTML 68Page - Texas Instruments TNETX3100PGC Datasheet HTML 69Page - Texas Instruments TNETX3100PGC Datasheet HTML 70Page - Texas Instruments TNETX3100PGC Datasheet HTML 71Page - Texas Instruments TNETX3100PGC Datasheet HTML 72Page - Texas Instruments TNETX3100PGC Datasheet HTML 73Page - Texas Instruments TNETX3100PGC Datasheet HTML 74Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 80 page
background image
TNETX3100
ThunderSWITCH10-PORT 10-/100-MBIT/S ETHERNETSWITCH
SPWS031D – JUNE 1997 – REVISED OCTOBER 1997
70
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DIO read cycle
D TNETX3100 host-register address data is placed on address terminals SAD1–SAD0 and SRNW is held
high.
D After setup time, SCS is taken low, initiating the read cycle.
D After delay following SCS low, SDATA7–SDATA0 is released from the Z state.
D After delay following SCS low, SDATA7–SDATA0 is driven with valid data and SRDY is pulled low. The host
can access the data.
D SCS is taken high by the host upon completion of the cycle, causing SRDY to deassert, and SRDY is driven
high for one clock cycle before going to the Z state. SDATA7–SDATA0 also goes to the Z state.
timing requirements (see Note 12 and Figure 20)
read cycle DIO interface
NO.
MIN
MAX
UNIT
1
tw(SCS)
Pulse duration, SCS low
40
ns
2
tsu(SAD)
Setup time, SAD1–SAD0 valid before SCS
0
ns
3
tsu(SRNW)
Setup time, SRNW high before SCS
0
ns
NOTE 12: SRDY should be held high using an external pullup resistor to ensure correct system operation.
operating characteristics over recommended operating conditions (see Note 12 and Figure 20)
read cycle DIO interface
NO.
PARAMETER
MIN
MAX
UNIT
4
tw(SRDY)
Pulse duration, SRDY high
20
ns
5
td(SRNW)
Delay time, from SRDY
↓ to SRNW↓
0
ns
6
td(SAD)
Delay time, from SRDY
↓ to SAD1–SAD0 invalid
0
ns
7
td(SDATA)1
Delay time from SRDY
↓ to SDATA7–SDATA0 valid
3
ns
8
td(SDATA)2
Delay time from SCS
↑ to SDATA7–SDATA0 invalid
0
60
ns
9
td(SCS–SRDY)1
Delay time, SCS
↓ to SRDY↓
0
ns
10
td(SCS–SRDY)2
Delay time, SCS
↑ to SRDY↑
0
60
ns
NOTE 12: SRDY should be held high using an external pullup resistor to ensure correct system operation.
9
2
1
5
6
7
4
10
Address
Data
SCS
(input)
SRNW
(input)
SAD1–SAD0
(input)
SDATA7–SDATA0
(output)
SRDY
(output)
OSCIN
(input)
8
3
Z
Z
Figure 20. DIO Read Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com