TNETX3100PGC datasheet(73/80 Pages) TI1

73 / 80 page

TNETX3100

ThunderSWITCH™ 10-PORT 10-/100-MBIT/S ETHERNET™ SWITCH

SPWS031D – JUNE 1997 – REVISED OCTOBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

timing requirements (see Figure 24)

MII receive 100 Mbit/s (xx=ports 00–01)

NO.

MIN

MAX

UNIT

tsu(MXXRXD)1

Setup time, MXXRXD3–MXXRXD0 valid before MXXRCLK

↑

tsu(MXXRXD)2

Setup time, MXXRXD7–MXXRXD0 valid before MXXRCLK

↑

tsu(MXXRXDV)

Setup time, MXXRXDV valid before MXXRCLK

↑

tsu(MXXRXDVX)

Setup time, MXXRXDVX valid before MXXRCLK

↑

tsu(MXXRXER)

Setup time, MXXRXER valid before MXXRCLK

↑

th(MXXRXD)1

Hold time, MXXRXD3–MXXRXD0 valid after MXXRCLK

↑

th(MXXRXD)2

Hold time, MXXRXD7–MXXRXD0 valid after MXXRCLK

↑

th(MXXRXDV)

Hold time, MXXRXDV valid after MXXRCLK

↑

th(MXXRXDVX)

Hold time, MXXRXDVX valid after MXXRCLK

↑

th(MXXRXER)

Hold time, MXXRXER valid after MXXRCLK

↑

MXXRXD3–MXXRXD0 is driven by the PHY on the falling edge of MXXRCLK. MXXRXD3–MXXRXD0 timing

must be met during clock periods when MXXRXDV is asserted. MXXRXDV is asserted and deasserted by the

PHY on the falling edge of MXXRCLK. MXXRXER is driven by the PHY on the falling edge of MXXRCLK

(xx = 00–01).

MXXRCLK

(input)

MXXRXD3–MXXRXD0

MXXRXDV

MXXRXER (inputs)

Figure 24. Ports (00–01) Receive Interface Timing

TNETX3100PGC 데이터시트(PDF) 73 Page - Texas Instruments

TNETX3100PGC 데이터시트(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL