| 전자부품 데이터시트 검색엔진 |
|
CXD3003 데이터시트(PDF) 106 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXD3003 데이터시트(HTML) 106 Page - Sony Corporation |
|
106 / 137 page ![]() – 106 – CXD3003R §5-13. COUT Signal The COUT signal is output to count the number of tracks during traverse, etc. It is basically generated by loading the MIRR signal at both edges of the TZC signal. And the used TZC signal can be selected among three different phases for each COUT signal application. • HPTZC: For 1-track jumps Fast phase COUT signal generation with a fast phase TZC signal. (The TZC phase is advanced by a cut-off 1kHz digital HPF; when MCK = 128Fs.) • STZC: For COUT signal generation when MIRR is externally input and for applications other than COUT generation. This is generated from sampling TE at 700kHz. (when MCK = 128Fs) • DTZC: For High-speed traverse Reliable COUT signal generation with a delayed phase STZC signal. Since it takes some time to generate the MIRR signal, it is necessary to delay the TZC signal in accordance with the MIRR signal delay during high-speed traverse. The COUT signal output method is switched with D15 and 14 of $3. When D15 = 1 : STZC When D15 = 0 and D14 = 0 : HPTZC When D15 = 0 and D14 = 1 : DTZC When the DTZC is selected, the delay can be selected from two values with D14 of $36. §5-14. Serial Readout Circuit The following measurement and adjustment results can be read out from the SENS pin by inputting the readout clock to the SCLK pin by $39. (See Fig. 5-18, Table 5-19 and "Description of SENS Signals".) Specified commands $390C: VC AVRG measurement result $3908: FE AVRG measurement result $3904: TE AVRG measurement result $391F: RF AVRG measurement result $3953: FCS AGCNTL coefficient result $3963: TRK AGCNTL coefficient result $391C: TRVSC adjustment result $391D: FBIAS register value ··· ··· tDLS tSPW 1/fSCLK MSB LSB XLAT SCLK Serial Read Out Data (SENS) Item Symbol Min. Typ. Max. Unit SCLK frequency SCLK pulse width Delay time fSCLK tSPW tDLS 31.3 15 16 MHz ns µs Table 5-19. During readout, the upper 8 bits of the command register must be 39 (Hex). Fig. 5-18. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |