전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8912 데이터시트(PDF) 56 Page - Wolfson Microelectronics plc

부품명 WM8912
상세설명  Ultra Low Power DAC with Headphone Driver for Portable Audio Applications
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8912 데이터시트(HTML) 56 Page - Wolfson Microelectronics plc

Back Button WM8912 Datasheet HTML 52Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 53Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 54Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 55Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 56Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 57Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 58Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 59Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 60Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 128 page
background image
WM8912
Production Data
w
PD, Rev 4.0, September 2010
56
n
n-1
n-2
3
2
1
n
n-1
n-2
3
2
1
LEFT CHANNEL
RIGHT CHANNEL
MSB
LSB
Input Word Length (WL)
1/fs
LRCLK
BCLK
DACDAT
1 BCLK
1 BCLK
Figure 32 I2S Justified Audio Interface (assuming n-bit word length)
In DSP mode, the left channel MSB is available on either the 1st (mode B) or 2nd (mode A) rising
edge of BCLK (selectable by AIF_LRCLK_INV) following a rising edge of LRCLK. Right channel data
immediately follows left channel data. Depending on word length, BCLK frequency and sample rate,
there may be unused BCLK cycles between the LSB of the right channel data and the next sample.
In device master mode, the LRC output will resemble the frame pulse shown in Figure 33 and Figure
34. In device slave mode, Figure 35 and Figure 36, it is possible to use any length of frame pulse
less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period
before the rising edge of the next frame pulse.
Figure 33 DSP Mode Audio Interface (mode A, AIF_LRCLK_INV=0, Master)
Figure 34 DSP Mode Audio Interface (mode B, AIF_LRCLK_INV=1, Master)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com