전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8912 데이터시트(PDF) 73 Page - Wolfson Microelectronics plc

부품명 WM8912
상세설명  Ultra Low Power DAC with Headphone Driver for Portable Audio Applications
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8912 데이터시트(HTML) 73 Page - Wolfson Microelectronics plc

Back Button WM8912 Datasheet HTML 69Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 70Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 71Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 72Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 73Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 74Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 75Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 76Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 77Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 128 page
background image
Production Data
WM8912
w
PD, Rev 4.0, September 2010
73
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
2:0
FLL_FRATIO
[2:0]
111
FVCO clock divider
000 = 1
001 = 2
010 = 4
011 = 8
1XX = 16
000 recommended for high FREF
011 recommended for low FREF
R118 (76h)
FLL Control 3
15:0
FLL_K [15:0]
0000h
Fractional multiply for FREF
(MSB = 0.5)
R119 (77h)
FLL Control 4
14:5
FLL_N [9:0]
177h
Integer multiply for FREF
(LSB = 1)
3:0
FLL_GAIN [3:0]
0h
Gain applied to error
0000 = x 1 (Recommended value)
0001 = x 2
0010 = x 4
0011 = x 8
0100 = x 16
0101 = x 32
0110 = x 64
0111 = x 128
1000 = x 256
Recommended that these are not
changed from default.
R120 (78h)
FLL Control 5
4:3
FLL_CLK_REF_
DIV [1:0]
00
FLL Clock Reference Divider
00 = MCLK / 1
01 = MCLK / 2
10 = MCLK / 4
11 = MCLK / 8
MCLK (or other input reference) must
be divided down to <=13.5MHz.
For lower power operation, the
reference clock can be divided down
further if desired.
1:0
FLL_CLK_REF_
SRC [1:0]
00
FLL Clock source
00 = MCLK
01 = BCLK
10 = LRCLK
11 = Reserved
Table 48 FLL Register Map
FREE-RUNNING FLL CLOCK
The FLL can generate a clock signal even when no external reference is available. However, it
should be noted that the accuracy of this clock is reduced, and a reference source should always be
used where possible. Note that, in free-running mode, the FLL is not sufficiently accurate for hi-fi
DAC applications. However, the free-running mode is suitable for clocking most other functions,
including the Write Sequencer, Charge Pump, DC Servo and Class W output driver.
If an accurate reference clock is available at FLL start-up, then the FLL should be configured as
described above. The FLL will continue to generate a stable output clock after the reference input is
stopped or disconnected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com