전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8912 데이터시트(PDF) 77 Page - Wolfson Microelectronics plc

부품명 WM8912
상세설명  Ultra Low Power DAC with Headphone Driver for Portable Audio Applications
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8912 데이터시트(HTML) 77 Page - Wolfson Microelectronics plc

Back Button WM8912 Datasheet HTML 73Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 74Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 75Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 76Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 77Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 78Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 79Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 80Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 81Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 128 page
background image
Production Data
WM8912
w
PD, Rev 4.0, September 2010
77
BCLK/GPIO4
The BCLK/GPIO4 pin is configured using the register bits described in Table 53. By default, this pin
provides the BCLK function associated with the Digital Audio Interface. The BCLK function can
operate in slave mode (BCLK input) or in master mode (BCLK output), depending on the BCLK_DIR
register bit as described in the “Digital Audio Interface” section.
It is possible to configure the BCLK/GPIO4 pin to provide various GPIO functions; in this case, the
BCLK function is provided using the MCLK pin. Note that the BCLK function is always in slave mode
(BCLK input) in this mode.
To select the GPIO4 functions, it is required to set BCLK_DIR = 0 (see Table 35) and to set
GPIO_BCLK_MODE_ENA = 1 (see Table 53 below). In this configuration, the MCLK input is used as
the bit-clock (BCLK) for the Digital Audio Interface.
When the BCLK/GPIO4 pin is configured as GPIO4, then the pin function is determined by the
GPIO_BCLK_SEL register field.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R124 (7Ch)
GPIO
Control 4
7
GPIO_BCLK_MODE_
ENA
0
Selects BCLK/GPIO4 pin function
0 = BCLK/GPIO4 is used as BCLK
1 = BCLK/GPIO4 is used as GPIO.
MCLK provides the BCLK in the AIF
in this mode.
3:0
GPIO_BCLK_SEL
[3:0]
0000
BCLK/GPIO4 function select:
0000 = GPIO input (default)
0001 = Clock output
(f=SYSCLK/OPCLKDIV)
0010 = Logic '0' output
0011 = Logic '1' output
0100 = IRQ output
0101 = FLL Lock output
0110 = Reserved
0111 = Reserved
1000 = Reserved
1001 = FLL Clock output
1010 to 1111 = Reserved
Table 53 BCLK/GPIO4 Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com