WM8912 datasheet(93/128 Pages) WOLFSON

93 / 128 page

Production Data

WM8912

PD, Rev 4.0, September 2010

The WSEQ_BUSY bit (in Register R112, see Table 56) will be set to 1 while the sequence runs.

When this bit returns to 0, the device has been set up and is ready for DAC playback operation.

QUICK SHUTDOWN (DEFAULT SEQUENCE)

The default shutdown sequences assumes the initial device conditions are as configured by the

default start-up sequence. Assuming 12.288MHz input clock, the shutdown sequence will take

approximately 350ms to complete.

The following register operation will initiate the default shutdown sequence.

ADDRESS

VALUE

DESCRIPTION

R111 (6Fh)

Write Sequencer 3

0119h

WSEQ_ABORT = 0

WSEQ_START = 1

WSEQ_START_INDEX = 19h

Table 64 Quick Shutdown Control

The WSEQ_BUSY bit (in Register R112, see Table 56) will be set to 1 while the sequence runs.

When this bit returns to 0, the system clock can be disabled (CLK_SYS_ENA=0) and MCLK can be

stopped.

SOFTWARE RESET AND CHIP ID

A Software Reset can be commanded by writing to Register R0. This is a read-only register field and

the contents will not be affected by writing to this Register.

The Chip ID can be read back from Register R0.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R0 (00h)

SW Reset

and ID

15:0

SW_RST_DE

V_ID1 [15:0]

8904h

Writing to this register resets all

registers to their default state.

Reading from this register will indicate

Device ID 8904h.

Table 65 Software Reset and Chip ID

WM8912 데이터시트(PDF) 93 Page - Wolfson Microelectronics plc

WM8912 데이터시트(HTML) 93 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL