 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
WM8961GEFL/V 데이터시트(PDF) 47 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8961GEFL/V 데이터시트(HTML) 47 Page - Wolfson Microelectronics plc |
|
|
47 / 116 page  WM8961 Pre-Production w PP, August 2009, Rev 3.1 47 Note that the register write to CP_DYN_PWR[1:0] must take place before the charge pump is enabled. See the “Charge Pump” section. SPEAKER OUTPUTS The SPK_LP/SPK_LN and SPK_RP/SPK_RN output pins are class D speaker drivers. Each pair is independently controlled and can drive an 8 Ω BTL speaker. Output PGA volume is relative to AVDD, while an additional boost stage (set by CLASSD_ACGAIN[2:0] ) is available to accommodate higher SPKVDD1/SPKVDD2 supply voltages. This allows AVDD to be run at a lower voltage to save power, while maximum output power can be delivered to the load, utilising the full range of SPKVDD1 and SPKVDD2 supplies. The output gain stage automatically centers the analogue output about SPKVDD/2. This will avoid the analogue output clipping – except in the case of CLASSD_ACGAIN=12dB. The speaker output stage is illustrated in Figure 20 Figure 20 Speaker Output Stage |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
