WM8961GEFLSLASHV datasheet(27/116 Pages) WOLFSON

27 / 116 page

WM8961

Pre-Production

PP, August 2009, Rev 3.1

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R4 (04h)

Clocking1

8:6

ADCDIV[2:0]

000

Defines the ADC 256fs clock, which is further

divided by 2.

000 : 256fs = SYSCLK / 1.0 (default

=12.288MHz, fs= 48 KHz)

001 : Reserved

010 : 256fs = SYSCLK / 2

011 : 256fs = SYSCLK / 3

100 : 256fs = SYSCLK / 4

101 : 256fs = SYSCLK / 5.5

110 : 256fs = SYSCLK / 6

111 : Reserved

The polarity of the output signal can be changed under software control using the ADCPOL[1:0]

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R5 (05h)

ADC and DAC

Control 1

6:5

ADCPOL[1:0]

ADC Data invert

00 : Both Channels normal polarity

01 : Left Channel Inverted

10 : Right Channel Inverted

11 : Both Channels Inverted

Table 10 ADC Polarity Select

ADC DIGITAL VOLUME CONTROL

The output of the ADCs can be digitally amplified or attenuated over a range from -71.625dB to

+17.625dB in 0.375dB steps. The volume of each channel can be controlled separately. The gain for

a given eight-bit code X is given by:

0.375

× (X-192) dB for 1 ≤ X ≤ 239;

MUTE for X = 0

+17.625dB for 239

≤ X ≤ 255

The ADCVU bit controls the loading of digital volume control data. When ADCVU is set to 0, the

LADCVOL or RADCVOL control data will be loaded into the respective control register, but will not

actually change the digital gain setting. Both left and right gain settings are updated when a 1 is

written to ADCVU. This makes it possible to update the gain of both channels simultaneously.

WM8961GEFL/V 데이터시트(PDF) 27 Page - Wolfson Microelectronics plc

WM8961GEFL/V 데이터시트(HTML) 27 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL