전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8961GEFL/V 데이터시트(PDF) 62 Page - Wolfson Microelectronics plc

부품명 WM8961GEFL/V
상세설명  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961GEFL/V 데이터시트(HTML) 62 Page - Wolfson Microelectronics plc

Back Button WM8961GEFL/V Datasheet HTML 58Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 59Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 60Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 61Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 62Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 63Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 64Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 65Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 66Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
62
Figure 37 DSP Mode Audio Interface (mode B, LRP=0, Slave)
DIGITAL AUDIO INTERFACE CONTROL
The register bits controlling audio format, word length and master / slave mode are summarised in
Table 44. MS selects audio interface operation in master or slave mode. In Master mode BCLK and
LRC are outputs. The frequency of LRC is set by LRCLK_RATE and BCLK is set by the bits BCLKDIV
(See “Clocking and Sample Rates”). In Slave mode BCLK and LRC are inputs.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7 (07h)
Digital Audio
Interface
Format
8
ALRSWAP
0
Left/Right ADC channel swap
1 = Swap left and right ADC data in
audio interface
0 = Output left and right data as normal
7
BCLKINV
0
BCLK invert bit (for master and slave
modes)
0 = BCLK not inverted
1 = BCLK inverted
6
MS
0
Master / Slave Mode Control
0 = Enable slave mode
1 = Enable master mode
5
DLRSWAP
0
Left/Right DAC Channel Swap
0 = Output left and right data as normal
1 = Swap left and right DAC data in
audio interface
4
LRP
0
Right, left and I
2S modes – LRC polarity
0 = normal LRC polarity
1 = invert LRC polarity
DSP Mode – mode A/B select
0 = MSB is available on 2
nd BCLK rising
edge after LRC rising edge (mode A)
1 = MSB is available on 1
st BCLK rising
edge after LRC rising edge (mode B)
3:2
WL[1:0]
10
Audio Data Word Length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits
1:0
FORMAT[1:0]
10
Audio Data Format Select
00 = Right justified
01 = Left justified
10 = I
2S Format
11 = DSP Mode
Table 44 Audio Data Format Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com