전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8961GEFL/V 데이터시트(PDF) 68 Page - Wolfson Microelectronics plc

부품명 WM8961GEFL/V
상세설명  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961GEFL/V 데이터시트(HTML) 68 Page - Wolfson Microelectronics plc

Back Button WM8961GEFL/V Datasheet HTML 64Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 65Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 66Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 67Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 68Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 69Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 70Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 71Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 72Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
68
WSEQ
_LOCATION
WM8961
REG
_INDEX
EOS
WIDTH
START
DATA
DELAY
COMMENT
CUMULATIVE
DELAY
STARTUP
TIME
30
8’h45
1’b0
3’h4
4’h3
8’h0E
4’h0
Clear RMV_SHRT on
outputs
0.0005
0.0180
31
8’h45
1’b0
3’h4
4’h2
8’h0C
4’h0
Clear
HPL_ENA_OUTP &
HPR_ENA_OUTP
0.0005
0.0185
32
8’h02
1’b0
3’h6
4’h0
8’h00
4’h0
LOUTVOL to mute
0.0005
0.0190
33
8’h03
1’b0
3’h6
4’h0
8’h00
4’h0
ROUTVOL to mute
0.0005
0.0195
34
8’h03
1’b0
3’h0
4’h8
8’h01
4’h0
OUT1VU
0.0005
0.0200
35
8’h28
1’b0
3’h6
4’h0
8’h00
4’h0
SPKLVOL to mute
0.0005
0.0205
36
8’h29
1’b0
3’h6
4’h0
8’h00
4’h0
SPKRVOL to mute
0.0005
0.0210
37
8’h29
1’b0
3’h0
4’h8
8’h01
4’h0
SPKVU
0.0005
0.0215
38
8’h3C
1’b0
3’h4
4’h3
8’h00
4’h0
Disable Servo on
inputs
0.0005
0.0220
39
8’h3D
1’b0
3’h4
4’h3
8’h00
4’h0
Disable Servo on
outputs
0.0005
0.0225
40
8’h1A
1’b0
3’h5
4’h3
8’h00
4’h0
SPKL_PGA = 0,
SPKR_PGA = 0,
LOUT1_PGA = 0,
ROUT1_PGA = 0,
DACL = 0, DACR = 0
0.0005
0.0230
41
8’h31
1’b0
3’h1
4’h6
8’h00
4’h0
Disable Class D
0.0005
0.0235
42
8’h45
1’b0
3’h5
4’h0
8’h00
4’h0
Disable HPL_ENA,
HPR_ENA,
HPL_ENA_DLY,
HPR_ENA_DLY
0.0005
0.0240
43
8’h48
1’b0
3’h0
4’h0
8’h00
4’h0
Disable Charge Pump
0.0005
0.0245
44
8’h19
1’b0
3’h5
4’h1
8’h00
4’h0
VREF = 0 ; ADCL = 0 ;
ADCR = 0 ; MICB = 0 ;
AINL = 0 ; AINR = 0
0.0005
0.0250
45
8’h1C
1’b0
3’h1
4’h3
8’h00
4’h0
BUFDCOPEN = 0,
BUFIOEN = 0 ;
Disable current bias
circuits
0.0005
0.0255
46
8’h19
1’b0
3’h1
4’h7
8’h00
4’h0
VMIDSEL = 00,
disable VMID
0.0005
0.0260
47
8’h08
1’b0
3’h0
4’h4
8’h00
4’h0
CLK_DSP_ENA = 0
0.0005
0.0265
48
8’hFE
1’b1
3’h0
4’h0
8’h00
4’h0
Dummy Write for
expansion
0.0005
0.0270
Table 50 Write Sequencer Default Values (RAM =Locations 0-31, ROM = Locations 32-48)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com