| 전자부품 데이터시트 검색엔진 |
|
STM8S103F2 데이터시트(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S103F2 데이터시트(HTML) 72 Page - STMicroelectronics |
|
72 / 117 page ![]() Unit Max Typ Min Conditions Parameter Symbol Load = 20 pF 50 (3) - - Standard and high sink I/Os Load = 20 pF μA ±1 (2) - - VSS ≤ VIN ≤VDD Digital input leakage current Ilkg nA ±250 (2) - - VSS ≤ VIN ≤ VDD Analog input leakage current Ilkg ana μA ±1 (2) - - Injection current ±4 mA Leakage current in adjacent I/O Ilkg(inj) (1) Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production. (2)Data based on characterisation results, not tested in production. (3)Data guaranteed by design. Figure 22: Typical VIL and VIH vs VDD @ 4 temperatures DocID15441 Rev 9 72/117 STM8S103K3 STM8S103F3 STM8S103F2 Electrical characteristics |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |