전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

Z8018233FSC 데이터시트(PDF) 75 Page - Zilog, Inc.

부품명 Z8018233FSC
상세설명  ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP??
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8018233FSC 데이터시트(HTML) 75 Page - Zilog, Inc.

Back Button Z8018233FSC Datasheet HTML 71Page - Zilog, Inc. Z8018233FSC Datasheet HTML 72Page - Zilog, Inc. Z8018233FSC Datasheet HTML 73Page - Zilog, Inc. Z8018233FSC Datasheet HTML 74Page - Zilog, Inc. Z8018233FSC Datasheet HTML 75Page - Zilog, Inc. Z8018233FSC Datasheet HTML 76Page - Zilog, Inc. Z8018233FSC Datasheet HTML 77Page - Zilog, Inc. Z8018233FSC Datasheet HTML 78Page - Zilog, Inc. Z8018233FSC Datasheet HTML 79Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 109 page
background image
3-75
Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
PRELIMINARY
Zilog
DS971820600
Z80182 ENHANCEMENTS REGISTER
Bit <7-6> Reserved
Bit 5 Force Z180 Halt Mode
If this bit is set to 1, it disables the 16 cycle halt recovery
and halt control over the busses and pins. This bit is used
to allow DMA and Refresh Access to take place during halt
(like Z180). This bit is set to 0 on reset.
Bit 4 TxDA Tri-state
The TxDA pin can be tri-stated on assertion of the /HALT
pin. This prevents the TxDA from driving and external
device when /HALT output is used to force other devices
into power-down modes. This feature is disabled on power-
up or reset. It is also controlled by bit 5 in the enhancement
register, this feature is disabled if bit 5 is set.
Bit 3 ESCC Clock Divider
The ESCC clock can be provided with the Z180 core's PHI
clock or by a PHI clock divide by 2 circuit. When this bit is
set, the ESCC's clock will be Z180's PHI clock divided by
two. Upon power-up or reset, the ESCC clock frequency is
equal to the Z180 core's PHI clock output.
Note: If operating above 20 MHz/5V or 10 MHz/3V, this bit
should be set for ESCC divide-by-two mode.
0
0
0
0000
0
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
ESCC Clock Divider
TxDA Tri-state
Force Z180 Halt mode
Reserved
Figure 82. Z80182 Enhancements Register
(Z180 MPU Read/Write, Address xxD9H)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com