 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
Z8018233FSC 데이터시트(PDF) 40 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z8018233FSC 데이터시트(HTML) 40 Page - Zilog, Inc. |
|
|
40 / 109 page  3-40 Z80182/Z8L182 ZILOG INTELLIGENT PERIPHERAL PRELIMINARY Zilog DS971820600 DMA REGISTERS (Continued) DE1 DE0 DIE0 - DIME 0 R/W 0 R/W 1 W 1 W 00 R/W 10 R R/W DMA Master Enable Addr 30H Bit Upon Reset DIE1 /DWE0 DMA Interrupt Enable 1, 0 DMA Enable Bit Write Enable 1, 0 DMA Enable Ch 1, 0 /DWE1 DSTAT R/W Figure 40. DMA Status Register - - SM0 MMOD - 11 0 R/W 0 R/W 00 R/W 01 R/W Memory MODE Select Addr 31H Bit Upon Reset SM1 DM0 Ch 0 Source Mode 1, 0 Ch 0 Destination Mode 1, 0 DM1 DMODE R/W R/W DM1, 0 00 01 10 11 Destination M M M I/O Address DAR0+1 DAR0-1 DAR0 Fixed DAR0 Fixed SM1, 0 00 01 10 11 Source M M M I/O Address SAR0+1 SAR0-1 SAR0 Fixed SAR0 Fixed 0 1 Mode Cycle Steal Mode Burst Mode MMOD Figure 41. DMA Mode Registers |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
