전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SIO1007 데이터시트(PDF) 78 Page - Microchip Technology

부품명 SIO1007
상세설명  LPC Super I/O LPC IrDA Hot Docking Chip with UART
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SIO1007 데이터시트(HTML) 78 Page - Microchip Technology

Back Button SIO1007 Datasheet HTML 74Page - Microchip Technology SIO1007 Datasheet HTML 75Page - Microchip Technology SIO1007 Datasheet HTML 76Page - Microchip Technology SIO1007 Datasheet HTML 77Page - Microchip Technology SIO1007 Datasheet HTML 78Page - Microchip Technology SIO1007 Datasheet HTML 79Page - Microchip Technology SIO1007 Datasheet HTML 80Page - Microchip Technology SIO1007 Datasheet HTML 81Page - Microchip Technology SIO1007 Datasheet HTML 82Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 108 page
background image
SIO1007
DS00002020A-page 78
 2005 - 2015 Microchip Technology Inc.
18.4.46
CR2F
CR2F can only be accessed in the configuration state and after the CSR has been initialized to 2FH. CR2F is directly
connected to SCE Register Block Three, Address 0x06 in the IRCC v2.0 block.
18.4.47
CR30
CR30 can only be accessed in the configuration state and after the CSR has been initialized to 21H. CR30 is used to
select the low byte of the base address (ADR[11:4] bits of Runtime Register Logical Device.
The Runtime Register logical device base address is initialized using the base address bits located in two configuration
registers: CR30-low byte and CR21-high byte. The Runtime Register base address can be set to 4080 locations on 16-
byte boundaries from 0000H - FFF0H.
The Runtime Register base address bits A[3:0] are decoded as 0000b. The Runtime Register block uses full 16-bit
addressing decoding. An address matching the Runtime Register base address bits A[15:4] is decoded using the spe-
cific address bits A[3:0] to target registers in Section 17.0, "Runtime Registers," on page 53.
When the activate bit in CR3A-bit1 is cleared to 0, no address decoding takes place for the Runtime Register block log-
ical device.
TABLE 18-40: CR2F
Software Select B
Type: R/W
Default: 0X00 ON VCC POR
BIT NO.
BIT NAME
DESCRIPTION
0-7
Software Select B
These bits are directly connected to SCE Register Block Three, Address
0x06 in the IRCC v2.0 block.
TABLE 18-41: CR30
Runtime Registers Block Base Address-Low Byte
Type: R/W
Default: 0X00 ON VCC POR
BIT NO.
BIT NAME
DESCRIPTION
0
ADR4
The bits in this register are used to program the location of the Runtime
Register Block Base Address.
1
ADR5
2
ADR6
3
ADR7
4
ADR8
5
ADR9
6
ADR10
7
ADR11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com